Support

The Intel® Quartus® Prime Pro Edition and Standard Edition Handbooks are now subdivided into more manageable user guides. You can select the topic of interest in the filters below to see all the relevant documents (User Guides, Application Notes, Release Notes, and so on) associated with that topic. 

Document PDF Published Date
AN 903: Accelerating Timing Closure: in Intel Quartus Prime Pro Edition 2020-03-23
DSP Builder for Intel FPGAs (Advanced Blockset): Handbook 2020-04-15
DSP Builder for Intel FPGAs Release Notes 2020-04-13
Embedded Design Handbook 2020-04-25
Intel FPGA RTE for OpenCL Pro Edition: Getting Started Guide 2020-04-15
Intel FPGA SDK for OpenCL Pro Edition: Best Practices Guide 2020-04-13
Intel FPGA SDK for OpenCL Pro Edition: Custom Platform Toolkit User Guide 2020-04-13
Intel FPGA SDK for OpenCL Pro Edition: Programming Guide 2020-04-13
Intel FPGA SDK for OpenCL Pro Edition: Version 20.1 Release Notes 2020-04-13
Intel FPGA Software Installation and Licensing 2020-04-13
Intel High Level Synthesis Compiler Pro Edition: Best Practices Guide 2020-04-13
Intel High Level Synthesis Compiler Pro Edition: Getting Started Guide 2020-04-13
Intel High Level Synthesis Compiler Pro Edition: Reference Manual 2020-05-13
Intel High Level Synthesis Compiler Pro Edition: User Guide 2020-04-13
Intel High Level Synthesis Compiler Pro Edition: Version 20.1 Release Notes 2020-05-13
Intel High Level Synthesis Compiler Standard Edition: Getting Started Guide 2020-03-26
Intel Hyperflex Architecture High-Performance Design Handbook 2020-05-01
Intel Quartus Prime Pro Edition User Guide: Design Compilation 2020-05-08
Intel Quartus Prime Pro Edition User Guide: Design Optimization 2020-05-08
Intel Quartus Prime Pro Edition User Guide: Design Recommendations 2020-04-13
Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration 2020-05-11
Intel Quartus Prime Pro Edition User Guide: Platform Designer 2020-05-08
Intel Quartus Prime Pro Edition User Guide: Power Analysis and Optimization 2020-04-13
Intel Quartus Prime Pro Edition User Guide: Programmer 2020-05-26
Intel Quartus Prime Pro Edition User Guide: Third-party Simulation 2020-04-30
Intel Quartus Prime Pro Edition User Guide: Timing Analyzer 2020-04-13
Intel Quartus Prime Pro Edition: Version 20.1 Software and Device Support Release Notes 2020-04-13
Intel SoC FPGA Embedded Development Suite (SoC EDS) Professional Version 20.1 Release Notes 2020-04-24
Nios II Custom Instruction User Guide 2020-04-27
Nios II Processor Reference Guide 2020-04-24
AN 770: Partially Reconfiguring a Design on Intel Arria 10 SoC Development Board 2017-11-06
AN 805: Hierarchical Partial Reconfiguration of a Design on Intel Arria 10 SoC Development Board 2017-11-06
Early Power Estimator for Intel Arria 10 FPGAs User Guide 2016-11-07
Early Power Estimator for Intel Cyclone 10 GX FPGAs User Guide 2017-05-08
Intel Quartus Prime Standard Edition Handbook Volume 2 Design Implementation and Optimization 2017-11-06
Intel Stratix 10 Low Latency 40-Gbps Ethernet IP Core Release Notes 2017-11-07
Partial Reconfiguration Solutions IP User Guide 2017-11-06
PowerPlay Early Power Estimator User Guide 2017-02-21
Timing Analyzer Quick-Start Tutorial Intel Quartus Prime Pro Edition 2017-12-01
5G LDPC Intel FPGA IP User Guide 2018-12-21
5G LDPC-V Intel FPGA IP User Guide 2019-09-02
AN 307: Intel FPGA Design Flow for Xilinx Users 2018-03-20
AN 320: Using Intel FPGA IP Evaluation Mode 2018-10-22
AN 775: Generating Initial I/O Timing Data: for Intel FPGAs 2019-12-08
AN 784: Partial Reconfiguration over PCI Express Reference Design for Intel Arria 10 Devices 2018-09-24
AN 796: Cyclone V and Arria V Cyclone V and Arria V SoC Device Design Guidelines 2019-07-16
AN 797: Partially Reconfiguring a Design: on Intel Arria 10 GX FPGA Development Board 2019-09-10
AN 799: Quick Intel Arria 10 Design Debugging Using Signal Probe and Rapid Recompile 2018-08-16
AN 802: Intel Stratix 10 SoC Device Design Guidelines 2019-04-17
AN 806: Hierarchical Partial Reconfiguration Tutorial: for Intel Arria 10 GX FPGA Development Board 2019-07-15
AN 812: Platform Designer System Design Tutorial 2018-04-02
AN 813: Hierarchical Partial Reconfiguration over PCI Express Reference Design for Arria 10 Devices 2018-09-24
AN 817: Static Update Partial Reconfiguration Tutorial: for Intel Arria 10 GX FPGA Development Board 2019-07-15
AN 818: Static Update Partial Reconfiguration Tutorial: for Intel Stratix 10 GX FPGA Development Board 2019-07-15
AN 819: Partial Reconfiguration over PCI Express Reference Design for Intel Stratix 10 Devices 2018-09-24
AN 820: Hierarchical Partial Reconfiguration over PCI Express Reference Design: for Intel Stratix 10 Devices 2018-11-13
AN 821: Interface Planning for Intel Stratix 10 FPGAs 2017-12-15
AN 825: Partially Reconfiguring a Design: on Intel Stratix 10 GX FPGA Development Board 2019-08-06
AN 826: Hierarchical Partial Reconfiguration Tutorial: for Intel Stratix 10 GX FPGA Development Board 2019-07-15
AN 827: Unified Tool for Generating Programming Files 2018-10-29
AN 839: Design Block Reuse Tutorial: for Intel Arria 10 FPGA Development Board 2019-07-26
AN 841: Signal Tap Tutorial for Intel Stratix 10 Partial Reconfiguration Design 2018-05-07
AN 845: Signal Tap Tutorial for Intel Arria 10 Partial Reconfiguration Design 2018-10-08
AN 847: Signal Tap Tutorial with Design Block Reuse: for Intel Arria 10 FPGA Development Board 2019-12-11
AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design 2018-07-05
AN 851: Incremental Block-Based Compilation Tutorial: for Intel Arria 10 FPGA Development Board 2019-07-15
AN 866: Mitigating and Debugging Single Event Upsets in Intel Quartus Prime Standard Edition 2019-09-10
AN 869: Partially Reconfiguring a Design: on Intel Cyclone 10 GX FPGA Development Board 2019-07-15
AN 881: PCI Express Gen3 x16 Avalon Memory Mapped (Avalon-MM) DMA with External and HBM2 Memories Reference Design 2020-01-06
AN 891: Using the Reset Release Intel FPGA IP 2019-09-30
AN 893: Hierarchical Partial Reconfiguration Tutorial: for Intel Cyclone 10 GX FPGA Development Board 2019-07-15
AN 894: Signal Tap Tutorial with Design Block Reuse: for Intel Cyclone 10 GX FPGA Development Board 2019-11-11
AN 899: Reducing Compile Time with Fast Preservation 2019-11-06
Altera Complete Design Suite Version 14.0 Arria 10 Edition Update Release Notes 2014-09-01
Altera Quartus Prime Standard Edition Settings File Reference Manual 2017-05-08
Early Power Estimator for Intel Stratix 10 FPGAs User Guide 2019-07-25
Embedded Peripherals IP User Guide 2020-01-22
Generic Flash Programmer User Guide: Intel Quartus Prime Pro Edition 2019-12-16
Generic Flash Programmer User Guide: Intel Quartus Prime Standard Edition 2019-05-15
Generic Nios II Booting Methods User Guide 2016-05-24
HPS SoC Boot Guide - Cyclone V SoC Development Kit 2016-01-27
Intel Agilex Hard Processor System Component Reference Manual 2019-09-30
Intel FPGA RTE for OpenCL Standard Edition: Getting Started Guide 2018-09-24
Intel FPGA SDK for OpenCL Pro Edition: Getting Started Guide 2019-12-16
Intel FPGA SDK for OpenCL Standard Edition: Best Practices Guide 2018-09-24
Intel FPGA SDK for OpenCL Standard Edition: Custom Platform Toolkit User Guide 2018-09-24
Intel FPGA SDK for OpenCL Standard Edition: Cyclone V SoC Getting Started Guide 2018-09-24
Intel FPGA SDK for OpenCL Standard Edition: Getting Started Guide 2018-09-24
Intel FPGA SDK for OpenCL Standard Edition: Programming Guide 2019-04-22
Intel FPGA SDK for OpenCL Standard Edition: Version 19.1 Release Notes 2019-09-30
Intel FPGA SDK for OpenCL: Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide 2019-04-18
Intel FPGA SDK for OpenCL: Intel Arria 10 SoC Development Kit Reference Platform Porting Guide 2019-10-08
Intel FPGA SDK for OpenCL: Intel Stratix 10 GX FPGA Development Kit Reference Platform Porting Guide 2019-04-01
Intel FPGA Software Installation and Licensing Quick Start 2018-11-26
Intel High Level Synthesis Compiler Standard Edition: Best Practices Guide 2019-12-18
Intel High Level Synthesis Compiler Standard Edition: Reference Manual 2019-12-18
Intel High Level Synthesis Compiler Standard Edition: User Guide 2019-12-18
Intel High Level Synthesis Compiler Standard Edition: Version 19.1 Release Notes 2019-03-26
Intel Quartus Prime Pro Edition User Guide: Block-Based Design 2019-12-16
Intel Quartus Prime Pro Edition User Guide: Debug Tools 2019-09-30
Intel Quartus Prime Pro Edition User Guide: Design Constraints 2019-10-16
Intel Quartus Prime Pro Edition User Guide: Getting Started 2019-09-30
Intel Quartus Prime Pro Edition User Guide: PCB Design Tools 2018-09-24
Intel Quartus Prime Pro Edition User Guide: Scripting 2019-06-28
Intel Quartus Prime Pro Edition User Guide: Third-party Logic Equivalence Checking Tools 2019-08-30
Intel Quartus Prime Pro Edition User Guide: Third-party Synthesis 2018-09-24
Intel Quartus Prime Pro Settings File Reference Manual 2018-02-20
Intel Quartus Prime Standard Edition Handbook Volume 1 Design and Synthesis 2018-05-09
Intel Quartus Prime Standard Edition Handbook Volume 3 Verification 2018-05-09
Intel Quartus Prime Standard Edition User Guide: Debug Tools 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Design Compilation 2019-01-25
Intel Quartus Prime Standard Edition User Guide: Design Constraints 2019-01-10
Intel Quartus Prime Standard Edition User Guide: Design Optimization 2018-11-12
Intel Quartus Prime Standard Edition User Guide: Design Recommendations 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Getting Started 2019-12-16
Intel Quartus Prime Standard Edition User Guide: PCB Design Tools 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Partial Reconfiguration 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Partial Reconfiguration Intel FPGA IP 2019-04-18
Intel Quartus Prime Standard Edition User Guide: Platform Designer 2019-05-14
Intel Quartus Prime Standard Edition User Guide: Power Analysis and Optimization 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Programmer 2019-06-10
Intel Quartus Prime Standard Edition User Guide: Scripting 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Third-party Simulation 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Third-party Synthesis 2018-09-24
Intel Quartus Prime Standard Edition User Guide: Timing Analyzer 2018-11-07
Intel Quartus Prime Standard Edition: Version 19.1 Software and Device Support Release Notes 2020-02-07
Intel SoC FPGA Embedded Development Suite (SoC EDS) Standard Version 19.1 Release Notes 2020-02-07
Intel SoC FPGA Embedded Development Suite User Guide 2019-12-20
Intel Stratix 10 Hard Processor System Component Reference Manual 2018-11-30
Intel Stratix 10 SoC Remote System Update (RSU) User Guide 2020-01-09
Interlaken (2nd Generation) Intel FPGA IP User Guide 2019-09-27
Introduction to DSP Builder for Intel FPGAs 2019-10-20
Introduction to Intel FPGA IP Cores 2019-09-30
ModelSim - Intel FPGA Edition Simulation Quick-Start: Intel Quartus Prime Pro Edition 2019-12-30
ModelSim - Intel FPGA Edition Simulation Quick-Start: Intel Quartus Prime Standard Edition 2019-12-30
Nios II Classic Software Developer’s Handbook 2015-05-14
Qsys System Design Tutorial 2015-05-04
Quick Start Guide for Intel FPGA Development Tools on the Microsoft Azure Platform 2017-12-22
Quick Start Guide for Intel FPGA Development Tools on the Nimbix Cloud 2017-10-13
Quick-Start for Intel Quartus Prime Pro Edition Software 2018-10-22
Videos

What's New in Intel® Quartus® Prime Software

 Introduction To Design Assistant with Bong

 Global Router Congestion Analysis Reports

Introducing Fractal Synthesis in Intel® Quartus® Prime Pro Edition

How to use the variable latency and auto pipelining feature in Intel® Quartus® Prime Pro Edition Software v18.1

Getting Started with Intel Quartus Prime Software

Introduction to the Early Power Estimator (EPE)
Scripting the Quartus Prime Design Flow
Creating a New Project with Intel® Quartus® Prime Pro Edition Software
ModelSim*-Intel FPGA Edition Simulation with Intel Quartus Prime Pro Edition

Intel Hyperflex™ FPGA Architecture Tips and Tricks

Introduction to Platform Designer (formerly Qsys)
Intel Stratix® 10 Critical Chain
Intel Stratix 10 Hyper-Retimer
Intel Stratix 10 Fast-Forward Compile
White Papers

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

Intel and Quartus are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.