Intel® Stratix® 10 FPGA Features

Intel® Stratix® 10 FPGAs and SoCs deliver the highest performance along with the highest levels of system integration. Learn more about the unique capabilities and breakthrough advantages that Intel® Stratix® 10 devices deliver to enable next-generation, high-performance systems in a wide-range of applications below.

See also: Intel® Stratix® 10 FPGAs Design SoftwareDesign StoreDocumentation, DownloadsCommunity, and Support

Intel® Hyperflex™ FPGA Architecture

To address the challenges presented by next-generation systems, Intel® Stratix® 10 FPGAs and SoCs feature the new Intel® Hyperflex™ FPGA Architecture, which delivers 2X the clock frequency performance and up to 70% lower power compared to previous-generation, high-end FPGAs.1

The Intel® Hyperflex™ FPGA Architecture introduces additional by passable registers everywhere throughout the FPGA fabric. These additional registers, called Hyper-Registers, are available on every interconnect routing segment and at the inputs of all functional blocks. Hyper-Registers enable three key design techniques to achieve the 2X core performance increase:

  • Fine grained Hyper-Retiming to eliminate critical paths.
  • Zero latency Hyper-Pipelining to eliminate routing delays.
  • Flexible Hyper-Optimization to achieve the best performance.

When you use these techniques in your design, the Hyper-Aware design tools automatically use the Hyper-Registers to achieve maximum core clock frequency.

Intel® Hyperflex™ FPGA Architecture in Intel® Stratix® 10 Devices

Learn how the Intel® Hyperflex™ FPGA Architecture innovations help designers achieve their performance goals.

Download white paper ›

Learn how the Intel® Hyperflex™ FPGA Architecture design software innovations reduce design iterations and increase designer productivity for fast time to market.

Download white paper ›

Heterogeneous 3D System-In-Package Integration

Intel® Stratix® 10 FPGAs and SoCs leverage heterogeneous 3D system-in-package (SiP) technology to integrate a monolithic FPGA core fabric with 3D SiP transceiver tiles and other advanced components in a single package.

Read the Enabling Next-Generation Platforms Using Intel's 3D System-in-Package Technology White Paper (PDF) ›


Scalable and Flexible Solutions

Heterogeneous 3D SiP integration enables a scalable and flexible path to deliver multiple product variants that mix functionality and/or process nodes effectively within a single package.

Learn more ›

Intel EMIB Packaging Technology for Intel® Stratix® 10 Devices

Intel’s patented Embedded Multi-Die Interconnect Bridge (EMIB) technology enables effective in-package integration of system-critical components, such as analog, memory, ASICs, CPU, and so on. EMIB technology offers a simpler manufacturing flow, compared to other in-package integration technologies. Additionally, EMIB eliminates the need to use through silicon vias (TSV) and specialized interposer silicon enabling a solution that offers higher performance, less complexity, and superior signal and power integrity. EMIB uses a small silicon chip embedded in the substrate to provide ultra-high density interconnect between die. Standard Flip Chip assembly connects power and user signals from the chip to package balls. This approach minimizes interference from core switching noise and crosstalk to deliver superior signal and power integrity.

For details on the specific implementation of this technology on the upcoming Intel® Stratix® 10 device family, see the Transceivers section.


Intel® Stratix® 10 FPGAs and SoCs deliver a new era of transceiver technology with the introduction of innovative heterogeneous 3D system-in-package (SiP) transceivers. Transceiver tiles are combined with a monolithic programmable core fabric using system-in-package integration to address ever-increasing system bandwidth demands across virtually all market segments. Transceiver tiles enable the highest transceiver channel count FPGA without sacrificing ease-of-use.


Transceiver Tile Variants


L-Tile (17.4G)

PCIe* Gen3x16

H-Tile (28.3G)

PCIe* Gen3x16

E-Tile (30G/58G)


P-Tile (16G)
Intel® Ultra Path Interconnect (Intel® UPI)

PCIe* Gen4x16

Intel® Stratix® 10 Device Variants GX, SX GX, SX, TX, MX TX, MX DX
Maximum Transceivers per Tile* 24 24 24 20
Maximum Chip-to-Chip Data Rates(NRZ/PAM4) 17.4 Gbps/- 28.3 Gbps/- 28.9 Gbps/57.8 Gbps 16 GT/s/-
Maximum Backplane Data Rates(NRZ/PAM4) 12.5 Gbps/- 28.3 Gbps/- 28.9 Gbps/57.8 Gbps 16 GT/s/-
Insertion Loss at Maximum Data Rate Up to 18 dB Up to 30 dB Up to 35 dB Refer to PCIe* Gen4 and UPI specs and conditions
Hard IP

PCIe* Gen1, 2, and 3 with x1, x4, x8, and x16 lane support

10G Fire Code FEC Hard IP

PCIe* Gen1, 2, and 3 with x1, x4, x8, and x16 lanes 

SR-IOV with

4 Physical functions and

2K Virtual functions

10G Fire Code FEC Hard IP

10/25/100 GbE MAC with RS-FEC and KP-FEC Intel® Ultra Path Interconnect (Intel® UPI)
PCIe* Gen1, 2, 3, and 4 with x1, x4, x8, and x16 lanes
SR-IOV with
8 Physical functions
2048 Virtual functions
Port bifurcation support for 2x8 Endpoint or 4x4 rootport
Transaction Layer (TL) bypass features
Configuration via Protocol (CvP) Initialization
Autonomous mode
Scalable IOV
Shared virtual memory
*Please refer to Intel® Stratix® 10 device Product Tables for exact number of transceivers available in a device & package combination.

Interconnect to CPUs, ASICs, and ASSPs

Targeting high-performance acceleration applications, increasingly used in Data Center, Networking, Cloud Computing, and Test & Measurement markets, Intel® Stratix® 10 DX FPGAs feature hard, and soft intellectual property blocks supporting both UPI and PCIe* Gen4 interfaces.

A low latency, high performance coherent interface is achieved when connecting the FPGA to selected Intel® Xeon® Scalable processors via Intel® Ultra Path Interconnect (Intel® UPI), while the non-coherent interface takes advantage of any PCI Express* (PCIe*) Gen4 capable device.

Detailed features of Intel® Stratix® 10 FPGAs and SoCs interconnect solution:

  • Hard Intel UPI intellectual property blocks in Intel® Stratix® 10 devices, supporting Cache Agent, and Home Agent soft IP.
  • Hard PCI Express Gen4 x16 intellectual property blocks, with features such as Endpoint and Root Port bifurcation modes, virtualization support for Single-Root I/O virtualization (SR-IOV), Virtual I/O device (VIRTIO), Intel® Scalable I/O Virtualization (Intel® Scalable IOV), and Transaction Layer bypass mode.

External Memory Interfaces

Intel® Stratix® 10 devices provide memory interface support, including serial and parallel interfaces.

Parallel Memory Interfaces

Intel® Stratix® 10 devices offer parallel memory support up to 2,666 Mbps for DDR4 SDRAM and supports a wide range of other protocols shown below.

  • Hard memory controller delivers high-performance at low power including support for:
    • DDR4.
    • DDR3 / DDR3L.
    • LPDDR3.
  • Soft controller support delivers flexibility to support a wide range of memory interface standards including:
    • RLDRAM 3.
    • QDR II+ / QDR II + Xtreme / QDR IV.
    • Select Intel® Optane™ DC persistent memory.

Secure Device Manager

The Intel® Stratix® 10 device family introduces a new Secure Device Manager (SDM) available in all densities and device family variants. Serving as the central command center for the entire FPGA, the Secure Device Manager controls key operations, such as configuration, device security, single event upset (SEU) responses, and power management. The Secure Device Manager creates a unified, secure management system for the entire device, including the FPGA fabric, hard processor system (HPS) in SoCs, embedded hard IP blocks, and I/O blocks.

Read the Intel® Stratix® Device Security User Guide


With Intel® Stratix® 10 devices, digital signal processing (DSP) designs can achieve up to 10 tera floating-point operations per second (TFLOPS) of IEEE 754 single-precision floating-point operations. This unprecedented degree of computational throughput is made possible by a hardened floating-point operator within each DSP block. It is initially introduced in the Intel® Arria® 10 device family and now extended to deliver an order of magnitude greater throughput in Intel® Stratix® 10 FPGAs and SoCs. Read the Intel® Stratix® 10 FPGA and SoC DSP backgrounder.

Intel® Stratix® 10 Device DSP Block

AI Tensor Block

Using Intel® Stratix® 10 NX FPGA, AI acceleration designs can achieve up to 143 INT8/Block Floating Point 16 (Block FP16) TOPS/TFLOPS at ~1 TOPS/W or 286 INT4/Block Floating Point 12 (Block FP12) TOPS/TFLOPS at ~2 TOPS/W2. This computational throughput is made possible by a new type of AI-optimized computation block called the AI Tensor Block. The AI Tensor Block’s architecture contains three dot-product units, each of which has ten multipliers and ten accumulators, for a total of 30 multipliers and 30 accumulators within each block. The AI Tensor Block’s architecture is tuned for common matrix-matrix or vector-matrix multiplications used in a wide range of AI computations, with capabilities designed to work efficiently for both small and large matrix sizes.

Intel® Stratix® 10 NX FPGA AI Tensor Block

The AI Tensor Block multipliers have base precisions of INT8 and INT4 and support Block Floating Point 16 (Block FP16) and Block Floating Point 12 (Block FP12) numerical formats through shared-exponent support hardware. All additions or accumulations can be performed with INT32 or IEEE754 single-precision floating point (FP32) precision and multiple AI Tensor Blocks can be cascaded together to support larger matrices.

SEU Mitigation

Single-event upsets (SEUs) are rare, unintended changes in the state of internal memory elements caused by radiation effects. The change in state results in a soft error and there is no permanent damage to the device.

Intel® Stratix® 10 devices have intrinsically low upset rates as a result of the high SEU immunity provided by Intel's 14 nm tri-gate process. Additionally, Intel provides fine-grained capability for determining where an upset occurred in your design so you can design your system to have the appropriate response.

Intel® Stratix® 10 FPGAs and SoCs ensure high reliability and provides SEU mitigation capabilities.

  • Advanced SEU Detection (ASD).
    • Sensitivity processing.
    • Hierarchy tagging.
  • Fault injection.
    • Use to characterize and improve your designs.

Hard Processor System

Building on Intel’s leadership in SoCs, Intel® Stratix® 10 SoCs include a next-generation hard processor system (HPS) to deliver the industry’s highest performance and most power-efficient SoCs. At the heart of the HPS is a highly efficient quad-core ARM* Cortex*-A53 processor cluster. This processor is optimized for ultra-high performance per watt, which reduces power consumption up to 50% over previous-generation SoC FPGAs. Additionally, the HPS includes a System Memory Management Unit, Cache Coherency Unit, a hard memory controller, and a rich feature set of embedded peripherals.

Intel® Stratix® 10 SoC Development Tools

The Intel® SoC FPGA Embedded Development Suite (SoC EDS) featuring ARM* Development Studio* 5 (DS- 5*) supports Intel® Stratix® 10 SoCs, providing heterogeneous debug, profiling, and whole-chip visualization. The SoC EDS unifies all software debugging information from the CPU and FPGA domains and presents them in an organized fashion within the standard DS-5 user interface. The toolkit gives users an unprecedented level of debugging visibility and control that delivers substantial productivity gains.

To learn more, visit the Intel® Stratix® 10 SoC page.

Información sobre productos y rendimiento


Las pruebas miden el rendimiento de los componentes en una prueba concreta y en sistemas específicos. Las diferencias en la configuración, el hardware o el software afectarán al rendimiento real. Consulte otras fuentes de información para evaluar el rendimiento si considera realizar la compra. Para obtener información más completa sobre los resultados del análisis de rendimiento, visita


De acuerdo con estimaciones internas de Intel.
Las pruebas miden el rendimiento de los componentes en una prueba concreta y en sistemas específicos. Las diferencias en la configuración, el hardware o el software afectarán al rendimiento real. Consulte otras fuentes de información para evaluar el rendimiento si considera realizar la compra. Para obtener información más completa sobre los resultados del análisis de rendimiento, visita
Las tecnologías Intel® pueden requerir la activación de hardware, software o de servicios.
Ningún producto o componente es completamente seguro.
Los resultados se han estimado o simulado. Sus costes y resultados pueden variar.
© Intel Corporation. Intel, el logotipo Intel y otras marcas Intel son marcas comerciales de Intel Corporation o de sus filiales. Puede haber otras marcas y nombres que pertenezcan a terceros.