



ASMI Parallel Intel[®] FPGA IP Core User Guide

Updated for Intel[®] Quartus[®] Prime Design Suite: **18.0**



[Subscribe](#)

[Send Feedback](#)

UG-ALT1005 | 2018.05.15

Latest document on the web: [PDF](#) | [HTML](#)



Contents

1. ASMI Parallel Intel® FPGA IP Core User Guide.....	3
1.1. Device Family Support.....	5
1.2. Ports and Parameters.....	5
1.2.1. Parameters.....	6
1.2.2. Input Ports.....	11
1.2.3. Output Ports.....	14
1.3. Installing and Licensing Intel FPGA IP Cores.....	15
1.4. ASMI Parallel Intel FPGA IP Core Operations and Timing Requirements.....	16
1.4.1. Read Memory Capacity ID from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device.....	17
1.4.2. Read Silicon ID from the EPCS Device.....	18
1.4.3. Protect a Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device.....	18
1.4.4. Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device.....	20
1.4.5. Fast Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device.....	21
1.4.6. Write Data to the EPCS/EPCQ/EPCQ-L/EPCQ-A Device.....	25
1.4.7. Read Status Register of the EPCS/EPCQ/EPCQ-L/EPCQ-A Device.....	28
1.4.8. Erase Memory in a Specified Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device.....	29
1.4.9. Erase Memory in Bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-A Device.....	30
1.4.10. Erase Memory in a Specified Die on the EPCQ-L512 and EPCQ-L1024 Device..	31
1.4.11. Enable 4-byte Addressing Operation for an EPCQ256/EPCQ-L256 or Larger Devices.....	32
1.4.12. 4-byte Addressing Exit Operation for an EPCQ256/EPCQ-L256 or Larger Devices.....	33
1.5. ASMI Parallel Intel FPGA IP Core User Guide Archives.....	33
1.6. Document Revision History for ASMI Parallel Intel FPGA IP Core User Guide.....	34



1. ASMI Parallel Intel® FPGA IP Core User Guide

The ASMI Parallel Intel® FPGA IP core provides access to erasable programmable configurable serial (EPCS), quad-serial configuration (EPCQ), low-voltage quad-serial configuration (EPCQ-L), and EPCQ-A serial configuration devices through parallel data input and output ports.

An EPCS device is a serial configuration device that you use to perform an active serial (AS) configuration on supported Intel devices.

An EPCQ/EPCQ-L/EPCQ-A device is a serial or quad-serial configuration that supports AS x1 or AS x4 configuration scheme. During AS configuration, the FPGA device is the master and the EPCS/EPCQ/EPCQ-L device is the slave. For the AS x1 and AS x4 configuration schemes, you must set the MSEL pins for the FPGA devices.

The ASMI Parallel Intel FPGA IP core only supports the EPCS, EPCQ, EPCQ-L, and EPCQ-A devices. If you are using third-party flash devices, refer to the *Generic Serial Flash Interface Intel FPGA IP Core User Guide*.

The ASMI Parallel Intel FPGA IP core implements a basic active serial memory interface (ASMI). To use this IP core, you do not need to know the details of the serial interface and the read and write protocol of an EPCS/EPCQ/EPCQ-L/EPCQ-A device.

The memory in the EPCS/EPCQ/EPCQ-L/EPCQ-A device contains two sections:

- **Configuration memory**—contains the bitstream of the configuration data
- **General purpose memory**—used for an application-specific storage


You can perform the following tasks with the ASMI Parallel Intel FPGA IP core:

- Read the EPCS silicon identification (device identification)
- Protect a certain sector in the EPCS/EPCQ/EPCQ-L/EPCQ-A device from write or erase
- Read the data at a specified address from the EPCS/EPCQ/EPCQ-L/EPCQ-A device
- Perform single-byte write to the EPCS/EPCQ/EPCQ-L/EPCQ-A device
- Perform page write to the EPCS/EPCQ/EPCQ-L/EPCQ-A device
- Read the status of the EPCS/EPCQ/EPCQ-L/EPCQ-A device
- Erase a specified sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A device
- Erase a specified die on the EPCQ-L512 and EPCQ-L1024
- Erase memory in bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-L512/EPCQ-A device

This figure shows that you can use the ASMI Parallel Intel FPGA IP core to access the general purpose memory portion of the EPCS/EPCQ/EPCQ-L/EPCQ-A devices through the supported FPGA devices.

Caution: Intel recommends you to be cautious when accessing the general purpose memory in the configuration devices to avoid corrupting the configuration bits in the configuration memory.

Figure 1. Accessing the General Purpose Memory in the Configuration Devices using the ASMI Parallel Intel FPGA IP Core



(1) Not applicable for EPCS1 and EPCS4.

(2) The synthesis operations for Cyclone III, Cyclone IV GX, Cyclone IV E, and Intel Cyclone 10 LP devices use the cycloneii_amsi primitive.

(3) The read_silicon_id block is supported only for EPCS1, EPCS4, EPCS16 and EPCS64.

(4) Only available for Intel Arria 10 and Intel Cyclone GX devices.

(5) The erase_die_block is only available for EPCQ-L512 and EPCQ-L1024 device.

Related Information

- [ASMI Parallel Intel FPGA IP Core User Guide Archives](#) on page 33
Provides a list of user guides for previous versions of the ASMI Parallel Intel FPGA IP core.
- [Generic Serial Flash Interface Intel FPGA IP Core User Guide](#)
- [Introduction to Intel FPGA IP Cores](#)
Provides more information about Intel FPGA IP cores.
- [Active Serial Configuration](#)
Provides more information about AS configuration.
- [Serial Configuration \(EPCS\) Devices Datasheet](#)
Provides more information about EPCS devices.
- [Quad-Serial Configuration \(EPCQ\) Devices Datasheet](#)
Provides more information about EPCQ devices.
- [EPCQ-L Serial Configuration Devices Datasheet](#)
Provides more information about EPCQ-L devices.
- [EPCQ-A Serial Configuration Device Datasheet](#)
Provides more information about EPCQ-A devices.




1.1. Device Family Support

The ASMI Parallel Intel FPGA IP core is available for all Intel FPGA device families supported by the Intel Quartus® Prime software except the MAX® series.

1.2. Ports and Parameters

This figure shows a typical block diagram of the ASMI Parallel Intel FPGA IP core.

Figure 2. ASMI Parallel Intel FPGA IP Block Diagram



- (1) Applicable for EPCS/EPCQ/EPCQ-L/EPCQ-A devices.
- (2) Applicable for EPCS devices only.
- (3) Applicable for EPCQ/EPCQ-L/EPCQ-A devices only.
- (4) The read and fast_read signals cannot be present simultaneously.
- (5) EPCS128 does not support the read_sid and epcs_id signals.
- (6) EPCS1 and EPCS4 do not support read_rdid and rdid_out signals.
- (7) The read_dummyclk is available only when you select the Use "fast_read" port option.
- (8) The en4b_addr and ex4b_addr signals are supported only for EPCQ256/EPCQ-L256 or larger devices.
- (9) Applicable for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices, except for EPCS1 and EPCS4 devices.
- (10) Applicable for Intel Arria 10 and Intel Cyclone 10 GX devices only.
- (11) Applicable for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices, except for EPCQ512, EPCQ-L512 and EPCQL-1024.
- (12) Applicable for EPCQ-L512 and EPCQL-1024 devices.
- (13) Applicable for Intel Arria 10 and Intel Cyclone 10 GX devices only.



1.2.1. Parameters

Table 1. Parameter Settings

Parameter	Legal Values	Descriptions
Currently selected device family	Arria GX, Arria II GX, Arria II GZ, Arria® V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone III LS, Cyclone IV GX, Cyclone IV E, Cyclone® V, HardCopy III, HardCopy IV, Stratix II, Stratix II GX, Stratix III, Stratix IV, Stratix® V, Intel Arria 10, Intel Cyclone 10 LP, Intel Cyclone 10 GX,	<ul style="list-style-type: none"> Specifies the device family you intend to use. Use this parameter for modeling and behavioral simulation purposes, as each device family has its own ASMI primitive.
Configuration device type	EPCS1, EPCS4, EPCS16, EPCS64, EPCS128, EPCQ16, EPCQ32, EPCQ64, EPCQ128, EPCQ256, EPCQ512, EPCQ-L256, EPCQ-L512, EPCQ-L1024, EPCQ4A, EPCQ16A, EPCQ32A, EPCQ64A, EPCQ128A,	<ul style="list-style-type: none"> Specify the EPCS/EPCQ/EPCQ-L/EPCQ-A type you want to use. The default value is EPCS4.
Read Operation		
Use 'read_sid' port	—	<ul style="list-style-type: none"> Enables the ability to read the silicon ID of the EPCS device with an active-high <code>read_sid</code> input signal. When this signal is asserted, the IP core reads the silicon ID of the EPCS device. After reading the silicon ID, the 8-bit silicon ID appears on the <code>eps_id[7..0]</code> signal until the device resets. This option is available only for EPCS1, EPCS4, EPCS16, and EPCS64 devices.
<i>continued...</i>		



Parameter	Legal Values	Descriptions
Use 'read_rdid' and 'rdid_out' ports	—	<ul style="list-style-type: none"> Enables the ability to read the memory capacity ID of the EPCS/EPCQ/EPCQ-L/EPCQ-A device with an active-high input signal named <code>read_rdid</code>. When this signal is asserted, the IP core reads the memory capacity ID of the EPCS/EPCQ/EPCQ-L/EPCQ-A device. The 8-bit ID appears on the <code>rdid_out[7..0]</code> signal until the device resets. This option is available for all devices, except for EPCS1 and EPCS4.
Use 'read_status' port	—	<ul style="list-style-type: none"> Enables the ability to read the port status using an active-high input signal named <code>read_status</code>. When this signal is asserted, the IP core reads the EPCS/EPCQ/EPCQ-L/EPCQ-A status register. As the status register is read, the 8-bit value appears on the <code>status_out[7..0]</code> signal. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices.
Use 'read_address' port	—	<ul style="list-style-type: none"> This signal holds the address from which data is being read. This signal works together with the <code>dataout[7..0]</code> signal. As data appears on <code>dataout[7..0]</code>, the address from which the data byte was read appears on the read-address output port. For EPCQ256/EPCQ-L256 or larger devices, the width of the <code>addr</code> and <code>read_address</code> signals is 32 bit. For other devices, the width of the <code>addr</code> and <code>read_address</code> signals is 24 bit. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices.
Use 'fast_read' port	—	<ul style="list-style-type: none"> Enables the ability to perform a fast read operation with an active-high input signal named <code>fast_read</code>. When this signal is asserted, the IP core performs a fast read from the memory address that appears on the <code>addr[23..0]</code> signal. Each data byte appears on the <code>dataout[7..0]</code> signal as it is read. For EPCQ256/EPCQ-L256 or larger devices, the width of the <code>addr</code> and <code>read_address</code> signals is 32 bit. The <code>fast_read</code> signal supports single-byte fast read and sequential fast read. If a write or erase operation is in progress (the busy signal is asserted), the fast read command is ignored. The fast read operation occurs only when allowed by the <code>rden</code> signal. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices, except for EPCS1 and EPCS4 devices. The fast read operation replaces the normal settings.
Choose I/O mode	STANDARD, DUAL, QUAD	<ul style="list-style-type: none"> The following commands are the instructions from the EPCQ/EPCQ-L extended serial peripheral interface (SPI) protocol which uses multiple data lines: <ul style="list-style-type: none"> Dual Fast Read (Dual Input/Output Fast Read) Quad Fast Read (Quad Input/Output Fast Read) Dual Write (Dual Input Extended Fast Program) Quad Write (Quad Input Extended Fast Program) These commands are combined into the following ports: <ul style="list-style-type: none"> Fast read port – fast read (x1), dual fast read and quad fast read Write port – write (x1), dual write and quad write You can choose which I/O mode to use, the choices are Standard (x1), Dual (x2) or Quad (x4) mode. This option is only available for EPCQ/EPCQ-L devices. EPCQ-A devices do not support Quad Write.

continued...



Parameter	Legal Values	Descriptions
Read device dummy clock	—	<ul style="list-style-type: none"> This option is disabled by default and the IP core generates the design file as per usual. To perform fast read operation, align the dummy cycles of EPCQ/EPCQ-L devices with ASMI Parallel Intel FPGA IP core designated value. When enabling this option, the <code>read_dummyclk</code> input pin is created. The ASMI Parallel Intel FPGA IP core reads the dummy clock stored in a non-volatile configuration register of a flash at the beginning of the operation. When the signal is asserted high, the ASMI Parallel Intel FPGA IP core reads the dummy clock in the volatile configuration register of the flash. The value is held till the next signal is asserted or when the device resets. This option is available for EPCQ/EPCQ-L devices only.
Write Operation		
Enable write operation	—	<ul style="list-style-type: none"> Enables the ability to write to the EPCS/EPCQ/EPCQ-L/EPCQ-A device with an active-high input signal named <code>write</code>. When this port is asserted, the IP core writes the data from the <code>datain[7..0]</code> signal (for single-byte write) or from the page-write buffer (for page-write) to the address that appears on the <code>addr[23..0]</code> port, and to subsequent addresses for page-write. For EPCQ256/EPCQ-L256 or larger devices, the width of the <code>addr</code> and <code>read_address</code> signals is 32 bit. In page-write mode, you must use the <code>shift_byte</code> signal to shift in data bytes before asserting the write signal. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices.
Use 'wren' port	—	<ul style="list-style-type: none"> Enables write and erase operations to the EPCS/EPCQ/EPCQ-L/EPCQ-A memory with an active-high input signal named <code>wren</code>. If this signal is asserted, the write and erase operations are enabled, and disabled if the signal is deasserted. If you are not using the <code>wren</code> signal, all write and erase operations are automatically enabled when the command appears on the relevant IP core input port. The affected commands are write, sector protect, bulk erase, and sector erase. This option is only available when you turn on the Enable write operation, Use 'sector protect' port or die erase port, Use 'bulk erase' port, or Use 'sector erase' port option. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices.
Single byte write	—	To use this option, you must turn on the Enable write operation .
Page write	—	To use this option, you must turn on the Enable write operation .
'page write' size	—	<p>To use this option, you must turn on the Enable write operation. When you select this option, the ASMI Parallel Intel FPGA IP core defines two parameters, which are <code>PAGE_SIZE</code> and <code>PORT_SHIFT_BYTES</code> for the following writing mode to the EPCS/EPCQ/EPCQ-L/EPCQ-A device:</p> <ul style="list-style-type: none"> Single byte write: <code>PAGE_SIZE = 1</code>, <code>PORT_SHIFT_BYTES = PORT_UNUSED</code> Page write: <code>PAGE_SIZE = 1 to 256</code>, if 1 then <code>PORT_SHIFT_BYTES = PORT_UNUSED</code>, else <code>PORT_USED</code>
Store 'page write' data in logic elements	—	Enable this option if you want to create FIFO with logic elements instead of using the internal memory for Page write .
Erase Operation		
<i>continued...</i>		



Parameter	Legal Values	Descriptions
Use 'bulk_erase' port	—	<ul style="list-style-type: none"> Enables the ability to erase the entire memory of the EPCS/EPCQ/EPCQ-L256/EPCQ-A device, including the configuration data portion with an active-high input signal named <code>bulk_erase</code>. When this signal is asserted, the IP core implements a full erase that sets the entire memory bits of the EPCS/EPCQ/EPCQ-L256/EPCQ-A device to a value of one. This option is available for all EPCS/EPCQ/EPCQ-A devices.
Use 'die_erase' port	—	<ul style="list-style-type: none"> Enables the ability to erase each die in your device. When the signal is asserted, the IP core implements a full erase of a single die in your device. You need to issue the erase die operation twice for EPCQ-L512 device and four times for the EPCQ-L1024. This option is available for Arria 10 and Cyclone 10 GX devices with EPCQL-512 and EPCQL-1024.
Use 'sector_erase' port	—	<ul style="list-style-type: none"> Enables the ability to erase a certain sector in the EPCS/EPCQ/EPCQ-A memory with an active-high input signal named <code>sector_erase</code>. When the signal is asserted, the IP core implements a full erase of the sector. The value of the <code>addr[23..0]</code> signal indicates the sector to erase. For EPCQ256/EPCQ-L256 or larger devices, the width of the <code>addr</code> and <code>read_address</code> signals is 32 bit. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices.
Miscellaneous Operation		
<i>continued...</i>		



Parameter	Legal Values	Descriptions
Use 'sector_protect' port	—	<ul style="list-style-type: none"> Enables the ability to protect sectors in the EPCS/EPCQ/EPCQ-L/EPCQ-A device from write and erase operations with an active-high input port named <code>sector_protect</code>. When this port is asserted, the IP core reads the block protection code value on the <code>datain[7..0]</code> signal and writes it to the EPCS/EPCQ/EPCQ-L/EPCQ-A status register. To protect specific memory sectors, you must send their block protection code to the <code>datain[7..0]</code> signal. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices.
Use 'ex4b_addr' port	—	<ul style="list-style-type: none"> To exit the 4-byte addressing mode when you use an EPCQ256/EPCQ-L256 or larger devices, pull the WREN signal high, followed by at least one clock cycle. If WREN signal is zero, the 4-byte addressing mode exit operation will not be carried out even though the <code>ex4b_addr</code> is high. After the IP core receives the command, the IP core asserts the busy signal to indicate that the exit operation is in progress. Only applicable for EPCQ256/EPCQ-L256 or larger devices.
Disable dedicated Active Serial interface	—	<ul style="list-style-type: none"> This option is disabled by default and the IP core generates the design file as per usual. The ASMI Parallel Intel FPGA IP core instantiates the ASMI block internally and connects to the block automatically. The IP core creates the following input/output pins when you enable this option: <pre>asmi_dataout, asmi_dclk, asmi_scein, asmi_sdoen, asmi_dataoe.</pre> When you enable this option, the ASMI Parallel Intel FPGA IP core will not instantiate ASMI block automatically, and all signals to interface with ASMI block are routed to the top level of your design. You must then instantiate the ASMI block externally, and assign the ASMI ports in the ASMI Parallel Intel FPGA IP core to the dedicated pins location. The CLI parameter to disable this option is <code>USE_ASMIBLOCK=ON</code>. This option is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices.

Related Information

- [Introduction to Intel FPGA IP Cores](#)
Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [Creating Version-Independent IP and Qsys Simulation Scripts](#)
Create simulation scripts that do not require manual updates for software or IP version upgrades.
- [Project Management Best Practices](#)
Guidelines for efficient management and portability of your project and IP files.
- [Read Memory Capacity ID from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 17
- [Read Silicon ID from the EPCS Device](#) on page 18
- [Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 20
- [Read Status Register of the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 28



- [Erase Memory in a Specified Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 29
- [Erase Memory in Bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-A Device](#) on page 30
- [Erase Memory in a Specified Die on the EPCQ-L512 and EPCQ-L1024 Device](#) on page 31

1.2.2. Input Ports

This table lists the input ports for the ASMI Parallel Intel FPGA IP core.

Table 2. Input Ports

Port	Condition	Size	Descriptions
addr[]	Required	24 or 32 bit	Contains the value of the EPCS/EPCQ/EPCQ-L/EPCQ-A memory address to be read from, written to, and erased from. For EPCQ256/EPCQ-L256 or larger devices, the width of the addr[] is 32 bit.
asmi_dataout[]	Optional	1 bit	Input port to feed data from EPCS/EPCQ/EPCQ-L/EPCQ-A device if select the Disable dedicated Active Serial interface option. If you are using Arria V, Cyclone V, Stratix V, Intel Arria 10, or Intel Cyclone 10 GX devices, then the bit size is 4 bit.
bulk_erase	Optional	1 bit	Active-high port that executes the bulk erase operation. If asserted, the IP core performs a full-erase operation that sets all memory bits of the EPCS/EPCQ/EPCQ-L256/EPCQ-A device to '1', which includes the general purpose memory of the EPCS/EPCQ/EPCQ-L256/EPCQ-A device. This is only applicable for single-die configuration devices.
clk_in	Required	1 bit	Input clock port for the ASMI block. In general, the clk_in signal must toggle at the appropriate frequency range at all times. The IP core uses the signal to feed the EPCS/EPCQ/EPCQ-L/EPCQ-A device and to perform internal processing. <ul style="list-style-type: none"> • Fast read: The clock signal can toggle at a maximum frequency of 25 Mhz • Read: The clock signal can toggle at a maximum frequency of 20 Mhz
data_in[]	Optional	8 bit	Parallel input data of 1-byte length for write and sector protect operations.
en4b_addr	Required	1 bit	When you select EPCQ256/EPCQ-L256 or larger devices as your configuration device, address width will change from 0 . . 23 to 0 . . 31. EPCQ256 supports Dual and Quad data width. If you select EPCQ256/EPCQ-L256 or larger devices as your configuration device, this port is required.
ex4b_addr	Optional	1 bit	To exit the 4-byte addressing mode when you use an EPCQ256/EPCQ-L256 or larger devices, pull the WREN signal high, followed by at least one clock cycle. If WREN signal is zero, the 4-byte addressing mode exit operation will not be carried out even though the ex4b_addr is high. After the IP core receives the command, the IP core asserts the busy signal to indicate that the exit operation is in progress. If you select EPCQ256/EPCQ-L256 or larger devices as your configuration device, this port is required.
fast_read	Optional	1 bit	Active-high port that executes the fast read operation. If asserted, the IP core performs a fast read operation from a memory address value that appears on the addr[23 . . 0] port. For EPCQ256/EPCQ-L256 or larger devices, the width of the addr and read_address signals is 32 bit.
			<i>continued...</i>



Port	Condition	Size	Descriptions
			Use the <code>fast_read</code> port together with the <code>rden</code> port.
<code>rden</code>	Required	1 bit	Active-high port that allows read and fast read operations to be performed as long as it stays asserted. This port is only for ASMI Parallel Intel FPGA IP core and not the configuration device.
<code>read</code>	Required	1 bit	Active-high port that executes the read operation. If asserted, the IP core performs a read operation from a memory address value that appears on the <code>addr[23..0]</code> port. For EPCQ256/EPCQ-L256 or larger devices, the width of the <code>addr</code> and <code>read_address</code> signals is 32 bit. Use the <code>read</code> port together with the <code>rden</code> port. The <code>read</code> port is disabled if the <code>fast_read</code> port is used.
<code>read_dummyclk</code>	Optional	1 bit	By pulling high the <code>read_dummyclk</code> signal for at least one clock cycle, the ASMI Parallel Intel FPGA IP core reads the device dummy cycles from a volatile register and stores the value in a register. You can use the stored value for fast read operation without changing the dummy cycles (if the dummy cycles is different from designated value). The stored value is hold until the next high <code>read_dummyclk</code> signal or power cycle of FPGA. When you enable this option, the dummy clock value is read from a non-volatile register of an EPCQ/EPCQ-L device, by default. If asserted high, the dummy clock value changes to the dummy clock value read from a volatile register. When you disable this option, the dummy clock used in the IP core is as per default in the EPCQ/EPCQ-L device. You must enable this option when using fast read option.
<code>read_rdid</code>	Optional	1 bit	Active-high port that executes the read memory capacity ID operation. If asserted, the IP core proceeds to read the memory capacity ID of the EPCS/EPCQ/EPCQ-L/EPCQ-A device, and the value of the memory capacity ID appears at the <code>rdid_out[7..0]</code> port.
<code>read_sid</code>	Optional	1 bit	Active-high port that executes the read silicon ID operation. If asserted, the IP core proceeds to read the silicon ID of the EPCS device, and the value of the silicon ID appears at the <code>epcs_id[7..0]</code> port.
<code>read_status</code>	Optional	1 bit	Active-high port that executes the read EPCS/EPCQ/EPCQ-L/EPCQ-A status register operation. If asserted, the IP core reads the status register of the EPCS/EPCQ/EPCQ-L/EPCQ-A device, and outputs the value at the <code>status_out[7..0]</code> port. You can use the <code>read_status</code> port to determine which memory sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A device is read-only.
<code>reset</code>	Required	1 bit	To reset all counters and registers in the ASMI Parallel Intel FPGA IP core (not the EPCS/EPCQ/EPCQ-L/EPCQ-A devices), pull the <code>reset</code> signal high for at least two clock cycles. The <code>reset</code> signal is asserted regardless of busy status, hence, do not assert the <code>reset</code> signal whenever the ASMI Parallel Intel FPGA IP core is running. After asserting the <code>reset</code> signal, allow two clock cycles to reset the circuit before sending a new signal. Default value of the <code>reset</code> port is 0.
<code>sector_erase</code>	Optional	1 bit	Active-high port that executes the sector erase operation. If asserted, the IP core starts erasing the memory sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A device based on the memory address value at the <code>addr[23..0]</code> port. The value is a valid memory address in the sector to be erased. For EPCQ256/EPCQ-L256 or larger devices, the width of the <code>addr</code> and <code>read_address</code> signals is 32 bit.

continued...



Port	Condition	Size	Descriptions
sector_protect	Optional	1 bit	Active-high port that executes the sector protect operation. If asserted, the IP core takes the value of the <code>datain[7..0]</code> port and writes to the EPCS/EPCQ/EPCQ-L/EPCQ-A status register. The status register contains the block protection bits that represent the memory sector to be protected.
shift_bytes	Optional	1 bit	Active-high port that shifts data bytes during the write operation. You must use this port together with the write port during the page-write operation. The IP core samples and shifts the data in the <code>datain[7..0]</code> port at the rising edge of the <code>clk_in</code> signal, as long as the <code>shift_bytes</code> signal is asserted. Continue shifting the required bytes into the EPCS/EPCQ/EPCQ-L/EPCQ-A device until the IP core finishes sampling and storing the data internally.
wren	Optional	1 bit	Active-high port that allows write and erase operations to be performed as long as it stays asserted. If the IP core does not generate this port, the IP core automatically allows all write and erase operations. Use this port with the following ports: <ul style="list-style-type: none"> • write • sector_protect • bulk_erase • sector_erase • die_erase
write	Optional	1 bit	Active-high port that executes the write operation. If asserted, the IP core writes the data from the <code>datain[7..0]</code> port (for single-byte write), or from the page-write buffer (for page-write), to the memory address specified in the <code>addr[23..0]</code> port (and to the subsequent addresses for page write operation). For EPCQ256/EPCQ-L256 or larger devices, the width of the <code>addr</code> and <code>read_address</code> signals is 32 bit. In page-write operation, you must use the <code>shift_bytes</code> port to shift in data bytes before asserting the write port.
sce[]	Optional	3 bit	Select targeted flash for desired operation by controlling FPGA <code>nCSO[2..0]</code> pin <ul style="list-style-type: none"> • 3'b000 (default value)/ 3'b001: select flash connected to <code>nCSO[0]</code> • 3'b010: select flash connected to <code>nCSO [1]</code> • 3'b100: select flash connected to <code>nCSO [2]</code> <code>sce[]</code> is only available for Intel Arria 10 and Intel Cyclone 10 GX devices.

Related Information

- [Read Memory Capacity ID from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device on page 17](#)
- [Read Silicon ID from the EPCS Device on page 18](#)
- [Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device on page 20](#)
- [Fast Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device on page 21](#)
- [Write Data to the EPCS/EPCQ/EPCQ-L/EPCQ-A Device on page 25](#)
- [Read Status Register of the EPCS/EPCQ/EPCQ-L/EPCQ-A Device on page 28](#)
- [Erase Memory in a Specified Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device on page 29](#)
- [Erase Memory in Bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-A Device on page 30](#)
- [Erase Memory in a Specified Die on the EPCQ-L512 and EPCQ-L1024 Device on page 31](#)



1.2.3. Output Ports

This table lists the output ports for the ASMI Parallel Intel FPGA IP core.

Table 3. Output Ports

Port	Condition	Size	Descriptions
asmi_dclk	Optional	1 bit	Provides clock signal to the EPCS/EPCQ/EPCQ-L/EPCQ-A device when you select the Disable dedicated Active Serial interface option.
asmi_scein	Optional	1 or 3 bit	Provides the ncs signal to the EPCS/EPCQ/EPCQ-L/EPCQ-A device when you select the Disable dedicated Active Serial interface option. If you are using Arria 10 or Cyclone 10 GX devices, the bit size is 3.
asmi_sdoain	Optional	1 or 4 bit	Provides data signal to the EPCS/EPCQ/EPCQ-L/EPCQ-A device when you select the Disable dedicated Active Serial interface option. If you are using Arria V, Cyclone V, Stratix V, Cyclone 10 GX, or Arria 10 devices, then the bit size is 4.
asmi_dataoe	Optional	1 or 4 bit	Provides data input/output control signal to the EPCS/EPCQ/EPCQ-L/EPCQ-A device when you the Disable dedicated Active Serial interface option. If you are using Arria V, Cyclone V, Stratix V, Cyclone 10 GX, or Arria 10 devices, then the bit size is 4.
busy	Required	1 bit	Indicates the IP core is performing a valid operation. The busy signal goes high when the IP core is executing a valid operation, and goes low after the operation. When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.
data_valid	Required	1 bit	Indicates that the dataout[7..0] port contains a valid data byte read from the EPCS/EPCQ/EPCQ-L/EPCQ-A memory. Sample the dataout[7..0] port only when the data_valid signal is high.
dataout[]	Required	8 bit	Contains the data byte read from the EPCS/EPCQ/EPCQ-L/EPCQ-A memory during read operation. This port holds the value of the last data byte read until the device resets, or until the IP core carries out a new read operation. Sample the dataout[7..0] port only when the data_valid signal is high.
epcs_id[]	Optional	8 bit	Contains the silicon ID of the EPCS device after the read silicon ID operation. This port holds the value of the silicon ID until the device resets. Sample the epcs_id[7..0] port after the busy signal goes low.
illegal_erase	Optional	1 bit	Indicates that an erase instruction has been set to a protected sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A memory. This port is required when you specify the sector_erase port, bulk_erase port, or die_erase port. The illegal_erase signal goes high to indicate that the IP core has canceled the erase instruction. The signal pulses high for two clock cycles—one clock cycle before, and one clock cycle after the busy signal goes low. Monitor this port to detect the status of an erase operation.
illegal_write	Optional	1 bit	Indicates that a write instruction is targeting a protected sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A memory. This port is required when you specify the write port. The illegal_write signal goes high to indicate that the IP core has canceled a write instruction. The signal pulses high for two clock cycles—one clock cycle before, and one clock cycle after the busy signal goes low. Monitor this port to detect the status of a write operation.

continued...



Port	Condition	Size	Descriptions
rdid_out[]	Optional	8 bit	Contains the memory capacity ID of the EPCS/EPCQ/EPCQ-L/EPCQ-A device after the read memory capacity ID operation is completed. This port holds the value until the device resets. Sample the rdid_out[7..0] port after the busy signal goes low.
read_address[]	Optional	24 or 32 bit	Contains the memory address of the EPCS/EPCQ/EPCQ-L/EPCQ-A to be read from. Use this port together with the dataout[7..0] port. For EPCQ256/EPCQ-L256 or larger devices, the width of the addr and read_address signals is 32 bit.
status_out[]	Optional	8 bit	Contains the value of the EPCS/EPCQ/EPCQ-L/EPCQ-A status register after the read status register operation is completed. This port holds the value until you execute another reading status register operation, or until you reset the device. To obtain the most recent value of the status register, you must perform a read status register operation before sampling the status_out[7..0] port. Sample the port only after the busy signal goes low.

Related Information

- [Read Memory Capacity ID from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 17
- [Read Silicon ID from the EPCS Device](#) on page 18
- [Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 20
- [Fast Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 21
- [Write Data to the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 25
- [Read Status Register of the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 28
- [Erase Memory in a Specified Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device](#) on page 29
- [Erase Memory in Bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-A Device](#) on page 30
- [Erase Memory in a Specified Die on the EPCQ-L512 and EPCQ-L1024 Device](#) on page 31

1.3. Installing and Licensing Intel FPGA IP Cores

The Intel Quartus Prime software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

Figure 3. IP Core Installation Path




Table 4. IP Core Installation Locations

Location	Software	Platform
<drive>:\intelFPGA_pro\quartus\ip\altera	Intel Quartus Prime Pro Edition	Windows*
<drive>:\intelFPGA\quartus\ip\altera	Intel Quartus Prime Standard Edition	Windows
<home directory>:/intelFPGA_pro/quartus/ip/altera	Intel Quartus Prime Pro Edition	Linux*
<home directory>:/intelFPGA/quartus/ip/altera	Intel Quartus Prime Standard Edition	Linux

1.4. ASMI Parallel Intel FPGA IP Core Operations and Timing Requirements

Understanding the operations help you to implement the ASMI Parallel Intel FPGA IP core with the functions you desire.

The following shows the supported operations listed from the highest priority to the lowest. The IP core executes the operation with the highest priority when more than one operation are requested at once. The rest is ignored.

- Read Memory Capacity ID from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device
- Read Silicon ID from the EPCS Device
- Protect a Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device
- Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device
- Fast Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device
- Write Data to the EPCS/EPCQ/EPCQ-L/EPCQ-A Device
- Read Status Register of the EPCS/EPCQ/EPCQ-L/EPCQ-A Device
- Erase Memory in a Specified Sector on the EPCS/EPCQ/EPCQ-L256/EPCQ-A Device
- Erase Memory in Bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-A Device
- Erase Memory in Specified Die on EPCQ-L512 and EPCQ-L1024
- Enable 4-byte Addressing Operation for an EPCQ256/EPCQ-L256 or larger devices
- 4-byte Addressing Exit Operation for an EPCQ256/EPCQ-L256 or larger devices

Note: The timing diagrams show the expected results in the hardware and are not the actual results from the simulation.



The general timing requirement for all operations is the `clk_in` signal must toggle at the appropriate frequency range at all times. The IP core uses the `clk_in` signal to feed the EPCS/EPCQ/EPCQ-L/EPCQ-A device and to perform internal processing. For a read operation, the `clk_in` signal can toggle at a maximum frequency of 20 MHz. For a fast read operation, the `clk_in` signal can toggle at a maximum frequency of 25 MHz. Even though the flash device data sheets may show a higher clock rate, due to FPGA and board delays the ASMI Parallel Intel FPGA IP core `clk_in` should not exceed these rates.

Note: Intel recommends that you check the `busy` signal before sending a new command. When the `busy` signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.


1.4.1. Read Memory Capacity ID from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device

Use the `read_rdid` signal to instruct the IP core to read the memory capacity ID from the EPCS/EPCQ/EPCQ-L/EPCQ-A device.

Figure 4. Reading Memory Capacity ID

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing the read command. The latency shown does not correctly indicate the true processing time. The latency only shows the command.

Note: When the `busy` signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The IP core registers the `read_rdid` signal on the rising edge of the `clk_in` signal. After the IP core registers the `read_rdid` signal, the IP core asserts the `busy` signal to indicate that the read command is in progress.

Ensure that the memory capacity ID appears on the `rdid_out[7..0]` signal before the `busy` signal is deasserted. This allows you to sample the `rdid_out[7..0]` signal as soon as the `busy` signal is deasserted.

The `rdid_out[7..0]` signal holds the value of the memory capacity ID until the device resets. Therefore, you must execute this read command only once.

Note: To meet setup and hold time requirements, assert the `read_rdid` signal any time between the rising edges of the `clk_in` signal, and keep the `read_rdid` signal asserted for at least one full clock cycle. Ensure that the `read_rdid` signal assertion does not coincide with the rising edges of the `clk_in` signal.

If you keep the `read_rdid` signal asserted while the `busy` signal is deasserted after the IP core has finished processing the read command, the IP core re-registers the `read_rdid` signal as a value of one and carries out the command again. Therefore, you must deassert the `read_rdid` signal before the `busy` signal is deasserted.


1.4.2. Read Silicon ID from the EPCS Device

Use the `read_sid` signal to instruct the IP core to read the silicon ID from the EPCS device.

Figure 5. Reading Silicon ID

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing the read command. The latency shown does not correctly indicate the true processing time. The latency only shows the command.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The IP core registers the `read_sid` signal on the rising edge of the `clk_in` signal. After the IP core registers the `read_sid` signal, it asserts the `busy` signal to indicate that the read command is in progress.

Ensure that the silicon ID appears on the `epcs_id[7..0]` signal before the `busy` signal is deasserted. Therefore, you can sample the `epcs_id[7..0]` signal as soon as the `busy` signal is deasserted.

The `epcs_id[7..0]` signal holds the value of the silicon ID until the device resets. Therefore, you must execute this command only once.

Note: To meet setup and hold time requirements, assert the `read_sid` signal any time between the rising edges of the `clk_in` signal, and keep the `read_sid` signal asserted for at least one full clock cycle. Ensure that the `read_sid` signal assertion does not coincide with the rising edges of the `clk_in` signal.

If you keep the `read_sid` signal asserted while `busy` signal is deasserted and the IP core has finished processing the read command, the IP core re-registers the `read_sid` signal as a value of one and carries out another read command. Therefore, before the IP core deasserts the `busy` signal, you must deassert the `read_sid` signal.

1.4.3. Protect a Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device


Use the `sector_protect` signal to instruct the IP core to protect a sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A device.



Figure 6. Protecting a Sector

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing the sector protect command. The latency shown does not correctly reflect the true processing time. It shows the command only.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



This command writes the EPCS/EPCQ/EPCQ-L/EPCQ-A status register to set the block protection bits. The block protection bits show which sectors are protected from write or erase, and provide protection in addition to that provided by the `wren` signal.

You can set the block protection bits in the EPCS/EPCQ/EPCQ-L/EPCQ-A status register to protect those sectors that contain configuration data, and are not intended for general-purpose memory usage.

Ensure that the 8-bit code is available on the `datain[7..0]` signal before asserting the `sector_protect` and `wren` signals. The IP core registers the `sector_protect` signal at the positive edge of the `clkln` signal.

The IP core asserts the `busy` signal as soon as it receives the `sector_protect` signal. The `busy` signal remains asserted while the EPCS/EPCQ/EPCQ-L/EPCQ-A status register is written.

If the `wren` signal has a value of zero, the IP core will not carry out the `sector_protect` signal, and the `busy` signal remains deasserted.

Note: If you keep the `wren` and `sector_protect` signals asserted while the `busy` signal is deasserted after the IP core has finished processing the sector protect command, the IP core re-registers the `wren` and `sector_protect` signals as a value of one and carries out another write status register operation. Therefore, before the IP core deasserts the `busy` signal, you must deassert the `sector_protect` signal.

The IP core uses only bits 2 to 3, or 2 to 4 for EPCS devices, and 2 to 5, or 2 to 6 for EPCQ/EPCQ-L/EPCQ-A devices out of the 8 bits for block protection. The rest of the bits have other meanings for the ASMI operation, and cannot be overwritten by the sector protect operation. Whenever the input address is in a protected sector, the IP core omits the operation and the `busy` signal remains deasserted.

Related Information

- [Serial Configuration \(EPCS\) Devices Datasheet](#)
Provides more information about the block protection level for EPCS devices. Every devices have different block protection level.

- [Quad-Serial Configuration \(EPCQ\) Devices Datasheet](#)
Provides more information about the block protection level for EPCQ devices. Every devices have different block protection level.
- [EPCQ-L Serial Configuration Devices Datasheet](#)
Provides more information about the block protection level for EPCQ-L devices. Every devices have different block protection level.
- [EPCQ-A Serial Configuration Device Datasheet](#)
Provides more information about the block protection level for EPCQ-A devices. Every devices have different block protection level.

1.4.4. Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device

Use the `read` signal to instruct the IP core to read data from the EPCS/EPCQ/EPCQ-L/EPCQ-A device. The ASMI Parallel Intel FPGA IP core supports two types of read data operation: multiple-byte and single-byte read.

Figure 7. Reading Multiple-Byte

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing multiple-byte read command. The latency shown does not correctly indicate the true processing time. It shows the command only.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.





Figure 8. Reading Single-Byte

This figure shows an example of single-byte read command. The latency shown does not correctly indicate the true processing time. It shows the command only.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The IP core registers the `read` signal on the rising edge of the `clk_in` signal. After the IP core receives the read command, it asserts the `busy` signal to indicate that the read command is in progress.

Ensure that the read address appears on the `addr[23..0]` signal before asserting the `read` signal. The `rden` signal must also be asserted to enable the read operation.



The first data byte then appears on the `dataout[7..0]` signal. The IP core then asserts the `data_valid` signal for one clock cycle, which indicates that the `dataout[7..0]` signal contains a new valid data.

If you enable the `read_address[23..0]` port in the IP parameter editor, the port reflects the memory address for each data byte that appears on `dataout[7..0]` signal.

If you want to continue reading sequential data from the EPCS/EPCQ/EPCQ-L/EPCQ-A device, the `rden` signal must remain asserted. This condition allows you to read every memory address from the EPCS/EPCQ/EPCQ-L/EPCQ-A device with a single read command.

For every eight `clk_in` signal clock cycles, a new data byte from the next address appears on the `dataout[7..0]` signal with its corresponding memory address on the `read_address[23..0]` signal. The `data_valid` signal is asserted for one clock cycle after the new data byte is out on the `dataout[7..0]` signal. Use the `data_valid` signal as an indication to capture the new data byte.

After the second-to-last byte of data to be read appears on the `dataout[7..0]` signal, and the `data_valid` signal is asserted, deassert the `rden` signal to indicate the end of the read command. A new byte from the next address then appears on the `dataout[7..0]` signal, and the `data_valid` signal is reasserted before the IP core stops processing. Only then does the IP core deassert the `busy` signal.

For a single-byte read, simply assert the `rden` signal for one clock cycle in conjunction with the read signal, or deassert the `rden` signal any time before the first data appears on the `dataout[7..0]` signal, and the `data_valid` signal asserts for the first time.

Monitor the `data_valid` signal and sample the `dataout[7..0]` signal only when the `data_valid` signal has a value of one.

After read operation, the `dataout[7..0]` signal holds the value of the last byte read until you issue a new read command or reset the device.

Note: The `read`, `rden`, and `addr[7..0]` signals must adhere to setup and hold time requirements for the `clk_in` signal. These signals must remain stable at the rising edge of the `clk_in` signal.

Note: For EPCQ256/EPCQ_L256 or larger devices, the width of the `addr` and `read_address` signals is 32 bit.

1.4.5. Fast Read Data from the EPCS/EPCQ/EPCQ-L/EPCQ-A Device

Use the `fast_read` signal to instruct the IP core to read data from the EPCS/EPCQ/EPCQ-L/EPCQ-A device. The ASMI Parallel Intel FPGA IP core supports two types of fast read data operation: multiple-byte and single-byte operation.

Figure 9. Fast Reading Multiple-Byte

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing multiple-byte fast read command. The latency shown does not correctly indicate the true processing time. The latency only shows the command.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.





Figure 10. Fast Reading a Single-Byte

This figure shows an example of single-byte read command. The latency shown does not correctly indicate the true processing time. The latency only shows the command.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The fast read command is the same as the read command, with the following exceptions:

- The fast read command produces the first byte of data on the `dataout[7..0]` port eight cycles later than it appears for the read command.
- The fast read command is available for all EPCS/EPCQ/EPCQ-L/EPCQ-A devices, except for EPCS1 and EPCS4 devices.
- The fast read command can run up to 25 MHz clock frequency.
- The fast read and the read commands are mutually exclusive—you can use only one of them in each IP core instantiation.
- The fast read and read operations are mutually exclusive. You can only do either read or fast read operation at a time. The fast read operation is a replacement for the read operation at higher than 20 MHz clock frequency.

The IP core registers the `fast_read` signal on the rising edge of the `clk_in` signal. For the IP core to register the read command, ensure that the memory address appears on the `addr[23..0]` signal before the `fast_read` signal is asserted. The `rden` signal must also be asserted to enable the fast read command.

After the IP core registers the `fast_read` signal, the `busy` signal is asserted to indicate that the fast read command is in progress. The data appears on the `dataout[7..0]` signal. The first valid byte of fast read data appears eight clock cycles later than it appears in a normal read command. Also, after the first byte,



subsequent bytes appear sequentially, similar to any multiple-byte normal read operation. Therefore, the fast read operation performs faster than the read operation. The IP core asserts the `data_valid` signal for one clock cycle, to indicate `dataout[7..0]` contains a new valid data.

If you enable the `read_address[23..0]` signal in the IP parameter editor, the read address for each data byte on `dataout[7..0]` signal appears on the `read_address[23..0]` signal.

Assert the `rden` signal until you have finished reading sequential data from the EPCS/EPCQ/EPCQ-L/EPCQ-A device. This condition allows you to read every memory address from the EPCS/EPCQ/EPCQ-L/EPCQ-A device with a single read command.

The data from the next address appears on the `dataout[7..0]` signal and its memory address appears on the `read_address[23..0]` signal at every eight `clk_in` clock cycles. The `data_valid` signal is asserted for one clock cycle after the new data byte appears on the `dataout[7..0]` signal. Use the `data_valid` signal as an indication to capture the new data byte.

When the second-to-last byte of data to be read appears on the `dataout[7..0]` signal, and the `data_valid` is asserted, deassert the `rden` signal to indicate the end of the fast read command. The final data byte appears on the `dataout[7..0]` signal, the `data_valid` is reasserted, and then the IP core deasserts the `busy` signal.

For a single-byte fast read operation, assert the `rden` and the `fast_read` signals for a single clock cycle, or deassert the `rden` at any time before the first data byte appears on the `dataout[7..0]` signal, and the `data_valid` signal is asserted for the first time.

Monitor the `data_valid` signal to ensure you sample the `dataout[7..0]` signal only when the `data_valid` signal is asserted.

After the fast read operation is complete, the `dataout[7..0]` signal holds the value of the last byte read until you issue a new fast read command or reset the device.

Note: The `fast_read`, `rden`, and `addr[7..0]` signals must adhere to setup and hold time requirements for the `clk_in` signal. These signals must remain stable at the rising edge of the `clk_in` signal.

Note: For EPCQ256/EPCQ_L256 or larger devices, the width of the `addr` and `read_address` signals is 32 bit.

Note: You must enable the `read_dummyclk` when using fast read option.

1.4.5.1. EPCQ/EPCQ-L/EPCQ-A Devices Extended SPI Dual and Quad I/O Instruction

Other than the standard SPI protocol, EPCQ/EPCQ-L/EPCQ-A devices also support fast read commands with multiple I/O data transfer. For standard SPI instruction, DQ0 only sends data to the EPCQ/EPCQ-L/EPCQ-A while DQ1 receives data from the EPCQ/EPCQ-L/EPCQ-A device. With multiple I/O, the instruction operation codes are sent in DQ0 and the rest of data is transferred in multiple data lines; two data lines (DQ0, DQ1) for dual I/O and four data lines (DQ0, DQ1, DQ2, DQ3) for quad I/O.



To use the fast read operation with multiple I/O, the command is the same as fast read operation with the standard I/O. For the multiple-byte and single-byte operations, refer to [Figure 9](#) on page 22 and [Figure 10](#) on page 22. The differences are handled in ASMI Parallel Intel FPGA IP core and you only need to use the operation as per usual.

For EPCS/EPCQ/EPCQ-L/EPCQ-A devices, the IP core generates the first data byte on the `dataout[7..0]` port after eight cycles and then it appears for the read command. The eight cycles are the dummy clock cycles designated in ASMI Parallel Intel FPGA IP core in accordance to the default dummy clock value in the EPCS/EPCQ/EPCQ-L/EPCQ-A datasheet. The EPCS/EPCQ/EPCQ-L/EPCQ-A standard I/O and EPCQ/EPCQ-L/EPCQ-A dual I/O have default dummy clock value of 8, while EPCQ/EPCQ-L/EPCQ-A quad I/O has default dummy clock value of 10. So, when selecting EPCQ/EPCQ-L/EPCQ-A quad I/O fast read operation, the IP core generates the first byte of data on the `dataout[7..0]` port after ten cycles, and then it appears for the read command.

If the `rden` signal is asserted for the subsequence data, the data from the next address appears on the `dataout[7..0]` port at every eight clock cycles for standard I/O, every four clock cycles for dual I/O, and every two clock cycles for quad I/O. Monitor the `data_valid` signal to ensure that you sample the `dataout[7..0]` signal only when the `data_valid` signal is asserted.

When you enable multiple I/O in fast read operation, the fast read and write operations have their equivalents in multiple I/O. Instruction operation codes are sent in DQ0 and the rest of data will be transferred in multiple data lines. Other instructions such as sector erase, read status, and others still operates in standard I/O mode.

1.4.5.2. EPCQ/EPCQ-L/EPCQ-A Devices Read Dummy Clock Instruction

By default, the ASMI Parallel Intel FPGA IP core disables the **Read device dummy clock** option and uses the default dummy clock value in the [Quad-Serial Configuration \(EPCQ\) Devices Datasheet](#), [EPCQ-L Serial Configuration Devices Datasheet](#), or [EPCQ-A Serial Configuration Device Datasheet](#).

Although you can configure the dummy clock value in the EPCQ/EPCQ-L/EPCQ-A device, the dummy clock value must be in accordance to the value in the [Quad-Serial Configuration \(EPCQ\) Devices Datasheet](#), [EPCQ-L Serial Configuration Devices Datasheet](#), or [EPCQ-A Serial Configuration Device Datasheet](#). If you configure the dummy clock value in the EPCQ/EPCQ-L/EPCQ-A device other than default value, the fast read operation fails.

To perform the fast read operation without changing the dummy clock value in the EPCQ/EPCQ-L/EPCQ-A device, enable the **Read device dummy clock** option. The ASMI Parallel Intel FPGA IP core configures the dummy clock value to match with the EPCQ/EPCQ-L/EPCQ-A device. When enabling the **Read device dummy clock** option, the ASMI Parallel Intel FPGA IP core reads the nonvolatile configuration register of the EPCQ/EPCQ-L/EPCQ-A device for the dummy clock value at the beginning of clock cycles. This dummy clock value is held until the `read_dummyclk` signal is asserted or until the device resets.

To read the dummy clock value from the volatile configuration register of the EPCQ/EPCQ-L/EPCQ-A device, assert at least one clock cycle of the `read_dummyclk` signal. The ASMI Parallel Intel FPGA IP core asserts the `busy` signal after receiving the



`read_dummyclk` signal. The `busy` signal remains asserted to indicate operation is in progress and deasserted whenever the operation is completed. If the `read_dummyclk` signal remains asserted while the `busy` signal is deasserted after the IP core finishes the operation, the IP core re-registers the operation and carries out the operation again. So, the `read_dummyclk` signal must be deasserted before the `busy` signal is deasserted. The dummy clock value is held until the next `read_dummyclk` signal is asserted or until the device resets.

Figure 11. Read Dummy Clock Instruction

This figure does not reflect the true processing time.

Note: When the `busy` signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



1.4.6. Write Data to the EPCS/EPCQ/EPCQ-L/EPCQ-A Device

The ASMI Parallel Intel FPGA IP core supports two types of write operation: single-byte write and page-write.


1.4.6.1. Single-Byte Write Operation

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is performing a single-byte write operation.

Figure 12. Writing a Single-Byte

The latency shown does not reflect the true processing time. The latency only shows the command.

Note: When the `busy` signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



Single-byte write operation or when the `PAGE_SIZE` parameter has a value of one does not require the `shift_bytes` signal. Ensure that the data byte is available on the `datain[7..0]` signal and the memory address is available on the `addr[23..0]` signal before setting the `write` and `wren` signals to one.

If `wren` signal has a value of zero, the write operation is not carried out and the `busy` signal remains deasserted. If the memory region is protected (you can set this in the EPCS/EPCQ/EPCQ-L/EPCQ-A status register), then the write operation does not proceed, and the `busy` signal is deasserted. The IP core then asserts the

`illegal_write` signal for two clock cycles to indicate that the command has been canceled. The `write`, `datain[7..0]`, and `addr[23..0]` signals are registered on the rising edge of the `clk_in` signal.

After the IP core receives the write command, it asserts the `busy` signal to indicate that the write operation is in progress. The `busy` signal stays asserted while the EPCS/EPCQ/EPCQ-L/EPCQ-A device is writing the data byte into the flash memory.

Note: If you keep both the `wren` and `write` signals asserted while the `busy` signal is deasserted after the IP core has finished processing the write command, the IP core re-registers the `wren` and `write` signals as a value of one and carries out another write command. Therefore, before the IP core deasserts the `busy` signal, you must deassert the `wren` and `write` signals.

Note: For EPCQ256 devices, the width of the `addr` and `read_address` signals is 32 bit.

Note: When writing `.rpd` file for FPGA configuration purposes such as the application image for remote system upgrade, you need to swap the bit order for every byte from the most significant bit (MSB) to the least significant bit (LSB). This step is required because the FPGA configuration reads data from the EPCS/EPCQ/EPCQ-L/EPCQ-A devices from LSB to MSB.

Related Information

[Altera Remote Update IP Core User Guide](#)

1.4.6.2. Page-Write Operation

The page-write operation rules are more complicated than the single-byte write operation because you must shift the data bytes on the `datain[7..0]` signal.

Figure 13. Page-Write Operation: Example 1

This figure shows an example of the page-write operation when the `PAGE_SIZE` parameter has a value of eight.

Note: When the `busy` signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.







Figure 14. Page-Write Operation: Example 2

This figure shows an example of writing four bytes of data.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The IP core executes the page-write sequence in two stages: stage 1 and stage 2.

For stage 1, you must assert the `wren` and `shift_bytes` signals to enable the IP core to sample the data byte at `data_in[7..0]` signal and to store the byte internally in the page-write buffer. The IP core samples `data_in[7..0]` signal at the rising edge of the `clk_in` signal.

You do not need to ensure that a new data byte is available with each clock cycle; however, you can use the `shift_bytes` signal to control when the IP core takes in a new data byte. Every time a new data byte is ready at `data_in[7..0]` signal, assert the `shift_bytes` signal for one clock cycle to enable the IP core to sample the data. Set the `wren` signal to a value of one.

Continue controlling the `shift_bytes` and `wren` signals until the entire data bytes shift into the page-write buffer for writing.

You can write any number of data bytes less than the `PAGE_SIZE` parameter value set in the IP parameter editor.

Note: If you send more data bytes than the `PAGE_SIZE` parameter value, the IP core writes only the last (equivalent to `PAGE_SIZE` value) number of bytes to the EPCS/EPCQ/EPCQ-L/EPCQ-A device, and discards the first few bytes. This behavior is consistent with the EPCS/EPCQ/EPCQ-L/EPCQ-A device itself.

Note: The `shift_bytes`, `wren`, and `data_in[7..0]` ports must adhere to setup and hold time requirements for the `clk_in` signal. These ports must remain stable at the rising edge of the `clk_in` signal.

For stage 2, you must ensure that the start memory address to be written appears on the `addr[23..0]` signal before you assert the `write` signal. When you have completed sending all data bytes, assert the `write` signal to indicate to the IP core that the internal write can proceed. The IP core registers both the `write` and `addr[23..0]` ports on the rising edge of the `clk_in` signal. You need to only send the start memory address to be written to. The EPCS/EPCQ/EPCQ-L/EPCQ-A device treats the address increment internally.



Caution: If the eight least significant address bits of the `addr[7..0]` are not all zero, the IP core does not write sent data that continues beyond the end of the current page into the next page. Instead, this data is written at the start memory address of the same page (from the address whose eight least significant address bits are all 0).

The IP core passes the data that you supply and the memory address as it is to the EPCS/EPCQ/EPCQ-L/EPCQ-A device. To avoid unexpected rearrangement of data order by the EPCS/EPCQ/EPCQ-L/EPCQ-A write operation, use a `PAGE_SIZE` of 256 bytes, and execute page-write operations at the start of each page boundary (where the `addr[7..0]` bits are all 0).

The IP core asserts the `busy` signal after receiving the write command.

The `busy` signal remains asserted while the EPCS/EPCQ/EPCQ-L/EPCQ-A device is writing into the memory.

If the `wren` signal has a value of zero, the IP core will not carry out the write operation, and the `busy` signal remains deasserted.

If the memory region is protected (you can set this in the EPCS/EPCQ/EPCQ-L/EPCQ-A status register), the write operation does not proceed, and the `busy` signal is deasserted. The IP core then asserts the `illegal_write` signal for two clock cycles to indicate that the write operation has been canceled.

If you keep both the `wren` and `write` signals asserted while the `busy` signal is deasserted after the IP core has finished processing the write command, the IP core re-registers the `wren` and `write` signals as a value of one, and carries out another write command. Therefore, before the IP core deasserts the `busy` signal, you must deassert the `wren` and `write` signals.

Note: For EPCQ256/EPCQ_L256 or larger devices, the width of the `addr` and `read_address` signals is 32 bit.

Note: Use the SCFIFO IP core as the storage buffer for the page write operation. This allows you to select the RAM or LEs as the storage buffer.

Note: When writing `.rpd` file for FPGA configuration purposes such as the application image for remote system upgrade, you need to swap the bit order for every byte from the most significant bit (MSB) to the least significant bit (LSB). This step is required because the FPGA configuration reads data from the EPCS/EPCQ/EPCQ-L/EPCQ-A devices from LSB to MSB.

Related Information

[Altera Remote Update IP Core User Guide](#)

1.4.7. Read Status Register of the EPCS/EPCQ/EPCQ-L/EPCQ-A Device


Use the `read_status` signal to instruct the IP core to read the status register of the EPCS/EPCQ/EPCQ-L/EPCQ-A device.



Figure 15. Reading a Status Register

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing the read status register command. The latency shown does not correctly reflect the true processing time. It shows the command only.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The IP core registers the `read_status` signal on the rising edge of the `clkln` signal. After the IP core receives the `read_status` signal, it asserts the `busy` signal to indicate that the read command is in progress. To prevent the IP core from re-registering the command and executing it again, deassert the `read_status` signal before the `busy` signal is deasserted.

The IP core ensures that the 8-bit status register value is available on the `status_out[7..0]` signal before deasserting the `busy` signal. You can sample the `status_out[7..0]` signal as soon as the `busy` signal is deasserted.

You must decode the 8-bit status register value to find out which sectors are protected.

The `status_out[7..0]` signal holds the value of the status register from the last read status command. The contents of the status register may have changed (via a sector protect command, for example). Therefore, before sampling the `status_out[7..0]` signal, you must issue a new read status command.


1.4.8. Erase Memory in a Specified Sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A Device

Use the `sector_erase` signal to instruct the IP core to erase memory in a specified sector on the EPCS/EPCQ/EPCQ-L/EPCQ-A device.

Figure 16. Erasing Memory in a Specified Sector

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing the erase memory command. The latency shown does not correctly reflect the true processing time. It shows the command only.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The IP core registers the `sector_erase` signal on the rising edge of the `clk_in` signal. The address placed on the `addr[23..0]` signal is a valid address in the sector that you can erase.

Ensure that the memory address to be erased appears on the `addr[23..0]` signal before setting the `wren` and `sector_erase` signals to a value of one. After the IP core receives the sector erase command, the IP core asserts the `busy` signal when erasing the sector.

If `wren` signal has a value of zero, then the sector erase operation is carried out, and the `busy` signal remains deasserted.

If the memory region is protected (specified in the EPCS/EPCQ/EPCQ-L/EPCQ-A status register), the erase operation cannot proceed, and the `busy` signal is deasserted. The `illegal_erase` port is then asserted for two clock cycles to indicate that the erase operation has been canceled.

If you keep the `wren` and `sector_erase` signals asserted while the `busy` signal is deasserted after the IP core has finished erasing the memory, the IP core re-registers the `wren` and `sector_erase` signals as a value of one and carries out another sector erase operation. Therefore, before the IP core deasserts the `busy` signal, you must deassert the `wren` and `sector_erase` signals.

Note: For EPCQ256/EPCQ_L256 or larger devices, the width of the `addr` and `read_address` signals is 32 bit.

1.4.9. Erase Memory in Bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-A Device

Use the `bulk_erase` signal to instruct the IP core to erase memory in bulk on the EPCS/EPCQ/EPCQ-L256/EPCQ-A device.




Figure 17. Erasing Memory in Bulk

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing the erase memory in bulk command. The latency shown does not correctly reflect the true processing time. The latency only shows the command.

Caution: This command erases the entire memory on the EPCS/EPCQ/EPCQ-L256/EPCQ-A device, including the configuration data portion. You must use this command with caution.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



If the **wren** signal has a value of one, the IP core registers the **bulk_erase** signal at the rising edge of the **clk_in** signal. The IP core asserts the **busy** signal as soon as it receives the **bulk_erase** signal. The **busy** signal remains asserted for as long as it takes to erase the entire EPCS/EPCQ/EPCQ-L256/EPCQ-A memory.

If the **wren** signal has a value of zero, then the IP core will not carry out the **bulk_erase** signal, and the **busy** signal remains deasserted.

Also, if the memory regions are protected (you can set this in the EPCS/EPCQ/EPCQ-L256/EPCQ-A status register), then the erase operation does not proceed, and the **busy** signal is deasserted. The **illegal_erase** port is then asserted for two clock cycles to indicate that the erase operation has been canceled.

Note: If you keep both the **wren** and **bulk_erase** ports asserted while the **busy** signal is deasserted after the IP core has finished erasing memory in bulk command, the IP core re-registers the **wren** and **bulk_erase** signals as a value of one and carries out another bulk erase operation. Therefore, before the IP core deasserts the **busy** signal, you must deassert the **wren** and **bulk_erase** signals. This feature is not available for EPCQ-L512 and EPCQ-L1024.


1.4.10. Erase Memory in a Specified Die on the EPCQ-L512 and EPCQ-L1024 Device

Use the **die_erase** signal to instruct the IP core to erase memory in a specified die on the EPCQ-L512 or EPCQ-L1024 device.

Figure 18. Erasing Memory in a Specified Die

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is executing the erase memory command. The latency shown does not correctly reflect the true processing time. It shows the command only.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



The IP core registers the `die_erase` signal on the rising edge of the `clk_in` signal. The address placed on the `addr[31..0]` signal is a valid address in the die that you can erase.

Ensure that the memory address to be erased appears on the `addr[31..0]` signal before setting the `wren` and `die_erase` signals to a value of one. After the IP core receives the die erase command, the IP core asserts the busy signal when erasing the die.

If `wren` signal has a value of zero, then the die erase operation is carried out, and the busy signal remains deasserted.

If the memory region is protected (specified in the EPCQ-L status register), the erase operation cannot proceed, and the busy signal is deasserted. The `illegal_erase` port is then asserted for two clock cycles to indicate that the erase operation has been canceled.

If you keep the `wren` and `die_erase` signals asserted while the busy signal is deasserted after the IP core has finished erasing the memory, the IP core re-registers the `wren` and `die_erase` signals as a value of one and carries out another die erase operation. Therefore, before the IP core deasserts the busy signal, you must deassert the `wren` and `die_erase` signals.

1.4.11. Enable 4-byte Addressing Operation for an EPCQ256/EPCQ-L256 or Larger Devices

The `en4b_addr` input port allows you to access all memory address of an EPCQ256/EPCQ-L256 or larger devices. These input ports are available when you use an EPCQ256/EPCQ-L256 or larger devices.

Note: The 4-byte addressing operation is supported for EPCQ256/EPCQ-L256 or larger devices only, so you must enable 4-byte addressing when you use an EPCQ256/EPCQ-L256 or larger devices.




To enable 4-byte addressing mode, pull the write enable signal (`wren`) high, followed by the `en4b_addr` signal for at least one clock cycle. If the `wren` signal has a value of zero, the 4-byte addressing operation will not be carried out even though the `en4b_addr` signal is being pulled to high. After the IP core receives the 4-byte addressing command, the IP core asserts the busy signal to indicate the operation is in progress.

Figure 19. Execution of 4BYTEADDREN For Enabling 4-byte Addressing Mode

This figure shows an example of the latency when the ASMI Parallel Intel FPGA IP core is performing the 4-byte addressing operation. This figure does not reflect the true processing time.

Note: When the busy signal is deasserted, allow two clock cycles before sending a new signal. This delay allows the circuit to reset itself before executing the next command.



1.4.12. 4-byte Addressing Exit Operation for an EPCQ256/EPCQ-L256 or Larger Devices

The `ex4b_addr` input port allow you to exit the 4-byte addressing operation. These input ports are available when you use an EPCQ256/EPCQ-L256 or larger devices.

Note: The 4-byte addressing exit operation is supported for EPCQ256/EPCQ-L256 or larger devices only, so you must enable 4-byte addressing when you use an EPCQ256/EPCQ-L256 or larger devices.

To exit 4-byte addressing mode, pull the `wren` signal high, followed by at least one clock cycle. If `wren` signal is zero, the 4-byte addressing mode exit operation will not be carried out even though the `ex4b_addr` is high. After the IP core receives the command, the IP core asserts the busy signal to indicate that the exit operation is in progress.

1.5. ASMI Parallel Intel FPGA IP Core User Guide Archives

If an IP core version is not listed, the user guide for the previous IP core version applies.

IP Core Version	User Guide
14.1	Altera ASMI Parallel IP Core User Guide
16.0	Altera ASMI Parallel IP Core User Guide
17.0	Altera ASMI Parallel IP Core User Guide



1.6. Document Revision History for ASMI Parallel Intel FPGA IP Core User Guide

Document Version	Intel Quartus Prime Version	Changes
2018.05.15	18.0	<ul style="list-style-type: none"> Renamed Altera ASMI Parallel IP core to ASMI Parallel Intel FPGA IP core per Intel rebranding. Added support for EPCQ-A devices. Updated the <i>ASMI Parallel Intel FPGA IP Core</i> section to include guidelines on setting the <code>MSEL</code> pins for FPGA devices when using the AS x1 and AS x4 configuration schemes. Updated the caution note in the <i>ASMI Parallel Intel FPGA IP Core</i> section by providing guidelines to avoid corrupting the configuration bits in the configuration memory. Added supported EPCQ-A devices in the <i>Parameter Settings</i> table. Updated the description in the Choose I/O mode parameter in the <i>Parameter Settings</i> table. Added reference to the <i>Generic Serial Flash Interface Intel FPGA IP Core User Guide</i> for third-party flash devices. Editorial edits.

Date	Version	Changes
May 2017	2017.05.31	Added support for Cyclone 10 LP and Cyclone 10 GX devices.
May 2016	2016.05.02	<ul style="list-style-type: none"> Added information about <code>clk_in</code> maximum frequency should not exceed 20MHz or 25MHz. Added note to state that the <code>read_dummyclk</code> must be enabled when fast read option is used. Added information about allowing two clock cycles before sending a new signal after <code>busy</code> signal deasserted. Added note about <code>.rpd</code> files read and write sequence starts with the LSB.
December 2014	2014.12.15	<ul style="list-style-type: none"> Added EPCQ-L devices. Added <code>sce[]</code> port and definition. Added <code>die_erase</code> parameter. Updated diagrams to reflect newly added port and parameter.
July 2014	2014.07.18	<ul style="list-style-type: none"> Replaced MegaWizard Plug-In Manager information with IP Catalog. Added standard information about upgrading IP cores. Added standard installation and licensing information. Renamed <code>ALTASMI_PARALLEL</code> megafunction to Altera ASMI Parallel IP core.
December 2013	4.2	Updated the following sections to include <code>ex4b_addr</code> information: <ul style="list-style-type: none"> "Parameter Settings" on page 2-2. "Input Ports" on page 2-8. "ALTASMI_PARALLEL Block Diagram" on page 2-1. Added "4-byte Addressing Exit Operation for an EPCQ256 Device" on page 3-17.
May 2013	4.1	<ul style="list-style-type: none"> Replaced the term dummy bytes with dummy cycles. Removed the Use 'die_erase' port parameter in Table 2-1 on page 2-2. This parameter is only available for selected customers. Updated the Use 'read_address' port parameter in Table 2-1 on page 2-2 to clarify that the width of the <code>addr</code> and <code>read_address</code> signals is 24 bit for other devices. Updated the caution statement in "About This Megafunction" on page 1-1.
<i>continued...</i>		



Date	Version	Changes
December 2012	4.0	<ul style="list-style-type: none"> Updated "Device Family Support" on page 1–3. Added "Enable 4-byte Addressing Operation for an EPCQ256 Device" on page 3–16, "EPCQ Devices Extended SPI Dual and Quad I/O Instruction" on page 3–9, and "EPCQ Devices Read Dummy Clock Instruction" on page 3–9. Updated Figure 2–1 on page 2–1 to include new ports. Updated the following sections to include EPCQ information: <ul style="list-style-type: none"> "Read Memory Capacity ID from the EPCS/EPCQ Device" on page 3–2. "Fast Read Data from the EPCS/EPCQ Device" on page 3–7 "Read Data from the EPCS/EPCQ Device" on page 3–5 "Write Data to the EPCS/EPCQ Device" on page 3–10 "Erase Memory in a Specified Sector on the EPCS/EPCQ Device" on page 3–14 "Erase Memory in Bulk on the EPCS/EPCQ Device" on page 3–15 "Protect a Sector on the EPCS/EPCQ Device" on page 3–4 "Read Status Register of the EPCS/EPCQ Device" on page 3–13 Updated Table 2–1 on page 2–3 to include new parameters. Updated Table 2–2 on page 2–10 to include en4b_addr and asmi_dataout ports information. Updated Table 2–3 on page 2–13 to include asmi_dclk, asmi_scein, asmi_sdoen and asmi_dataoe ports information. Change document to new user guide template.
September 2009	3.0	<ul style="list-style-type: none"> Removed "Device Family Support" Added new information in "Introduction" on page 1 Added "Parameter Settings" on page 17 Added link to Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Datasheet Updated to include information about read_rdid signal Updated Figure 2 on page 3 to include Arria II GX and Stratix IV Added Figure 1 on page 2 Removed "How to Contact Altera" and "Typographic Conventions" sections.
October 2007	2.4	<ul style="list-style-type: none"> Updated for new MegaWizard™ Plug-In Manager pages Updated to include information about new fast_read command
May 2007	2.3	<ul style="list-style-type: none"> Added Arria™ GX to list of supported devices in "Device Family Support" Added Figure 1–2 Updated Figures 1–2, 2–2, 2–3, 2–4, and 2–5
March 2007	2.2	<ul style="list-style-type: none"> Removed Table 1–1 and added a list of supported devices. Updated for the Quartus II software version 7.0 by adding support for Cyclone® III device.
December 2006	2.1	Updated device family support to include Stratix III.
June 2006	2.0	<ul style="list-style-type: none"> Updated all screen shots. Added the section "How to Use the Megafunction" on page 2–15.
November 2005	1.0	Initial release.