



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	K12	F152	F760	F572	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16/X18 for F572 (Note 3)	
GL2			GXB_TX11p					K31	G23														
GL2			GXB_RX11n					L34	A24														
GL2			GXB_RX11p					L33	B24														
GL2			GXB_TX10n					M32	A26														
GL2			GXB_TX10p					M31	B26														
GL2			GXB_RX10n					N34	C26														
GL2			GXB_RX10p					N33	C27														
GL2			REFCLK0n					R30	D26														
GL2			REFCLK0p					R29	D25														
GL2			REFCLK2n					U30	E26														
GL2			REFCLK2p					U29	E25														
GL2			GXB_TX8n					P54	F26														
GL2			GXB_TX8p					P51	F25														
GL2			GXB_RX8n					R54	G26														
GL2			GXB_RX8p					R53	G27														
GL2			GXB_TX8n					T52	H26														
GL2			GXB_TX8p					T51	H25														
GL2			GXB_RX8n					U54	J26														
GL2			GXB_RX8p					U53	J27														
GL1			GXB_TX7n					V52	K26	B22													
GL1			GXB_TX7p					V51	K25	B21													
GL1			GXB_RX7n					W54	L26	C24													
GL1			GXB_RX7p					W53	L27	C23													
GL1			GXB_TX6n					V52	M26	D22													
GL1			GXB_TX6p					V51	M25	D21													
GL1			GXB_RX6n					AA34	N26	E24													
GL1			GXB_RX6p					AA33	N27	E23													
GL1			REFCLK1n					W30	P26	F22													
GL1			REFCLK1p					W29	P25	F21													
GL1			REFCLK1n					AA30	R28	G24													
GL1			REFCLK1p					AA29	R27	G23													
GL1			GXB_TX6n					AB32	T26	H22													
GL1			GXB_TX6p					AB31	T25	H21													
GL1			GXB_RX5p					AC34	U26	J24													
GL1			GXB_RX5p					AC33	U27	J23													
GL1			GXB_TX4n					AD32	V26	K22													
GL1			GXB_TX4p					AD31	V25	K21													
GL1			GXB_RX4n					AE34	W28	L24													
GL1			GXB_RX4p					AE33	W27	L23													
GL0			GXB_TX3n					AF32	Y26	M22													
GL0			GXB_TX3p					AF31	Y25	M21													
GL0			GXB_RX3n					AG34	AA28	N24													
GL0			GXB_RX3p					AG33	AA27	N23													
GL0			GXB_TX2n					AH32	AB26	P22													
GL0			GXB_TX2p					AH31	AB25	P21													
GL0			GXB_RX2n					AJ34	AC28	R24													
GL0			GXB_RX2p					AJ33	AC27	R23													
GL0			REFCLK4n					AK30	AD26	T22													
GL0			REFCLK4p					AK29	AD25	T21													
GL0			REFCLK0n					AL30	AE26	U24													
GL0			REFCLK0p					AL29	AE27	U23													
GL0			GXB_TX1n					AK32	AH27	V22													
GL0			GXB_TX1p					AK31	AH27	V21													
GL0			GXB_RX1n					AL34	AH25	W24													
GL0			GXB_RX1p					AL33	AG25	W23													
GL0			GXB_TX0n					AM32	AM24	Y22													
GL0			GXB_TX0p					AM31	AE24	Y21													
GL0			GXB_RX0n					AN34	AH23	AA24													
GL0			GXB_RX0p					AN33	AG23	AA23													
GL0			hCONFIG		hCONFIG			AC26	AA24	V20													
3C			CONF_DONE		CONF_DONE			AE25	AA23	W19													
3C			MSEL1		MSEL1			AB26	AB24	V20													
3C			MSEL2		MSEL2			AD24	Y24	W20													
3C			MSEL0		MSEL0			AC26	V23	T19													
3C			hSTATUS		hSTATUS			AC27	W24	V19													
3C			NO_PULLUP		NO_PULLUP			AD28	W23	U18													
3C			NCE		NCE			AC28	AB23	U19													
3A			VREFBAND	IO	PL1_4_CLKOUT1n			AH25	L24	Y16													
3A			VREFBAND	IO	RUP0			AL37	AB19	AB20													
3A			VREFBAND	IO	PL1_4_CLKOUT1p			AH24	V24	W16													
3A			VREFBAND	IO	RUP0			AH26	AC19	AA20													
3A			BIO1	VREFBAND	IO	DIFF0_TX_B1n	DIFFN_B1n*	AK29			DQ18B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_RX_B1n	DIFFOUT_B1n	AM28			DQ18B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_TX_B1p	DIFFN_B1p*	AL29	AB25	P21	DQ18B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_RX_B1p	DIFFOUT_B1p	AK27			DQ18B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_TX_B2n	DIFFN_B2n*	AJ25			DQS18B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_RX_B2n	DIFFOUT_B2n	AN28			DQ18B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_TX_B2p	DIFFN_B2p*	AJ24			DQS18B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_RX_B2p	DIFFOUT_B2p	AN27			DQ17B		DQ0B			DQ4B							
3A			BIO1	VREFBAND	IO	DIFF0_TX_B3n	DIFFN_B3n*	AM26			DQ17B		DQ0B			DQ4B							
3A			BIO1	VREFBAND																			



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Input Channel with no OCT Rd (Note 2)	F152	F780	F572	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16/X18 for F572 (Note 3)	
3A	BI03	VREFBAND	IO			DIFFO_RX_B12n	DIFFO_RX_B12n	AL0													
3A	BI03	VREFBAND	IO			DIFFO_RX_B12p	DIFFO_RX_B12p	AF19	V16												
3A	BI04	VREFBAND	IO			DIFFO_RX_B12n	DIFFO_RX_B12n	AL0	AE17		DQ10B	DQ2B		DQ11B	DQ6B	DQ8B					
3A	BI04	VREFBAND	IO			DIFFO_RX_B12p	DIFFO_RX_B12p	AN21	AD16	AB16	DQ12B	DQ6B	DQ3B	DQ10B	DQ6B	DQ8B				DQ6B	DQ3B
3A	BI03	VREFBAND	IO			DIFFO_RX_B13n	DIFFO_RX_B13n	AP20	AF16	AD19	DQ12B	DQ6B	DQ3B	DQ10B	DQ6B	DQ8B				DQ6B	DQ3B
3A	BI03	VREFBAND	IO			DIFFO_RX_B13p	DIFFO_RX_B13p	AM01	AE16	AA16	DQ23B	DQ8B									
3A	BI04	VREFBAND	IO			DIFFO_RX_B13n	DIFFO_RX_B13n	AP19	AE16	AC19											
3A	BI04	VREFBAND	IO			DIFFO_RX_B14n	DIFFO_RX_B14n	AF18	AA19	W14	DQ5n/2B	DQ6B	DQ8B	DQ2B	DQ5n/6B	DQ6B	DQ8B		DQ5n/6B	DQ3B	DQ2B
3A	BI04	VREFBAND	IO			DIFFO_RX_B14p	DIFFO_RX_B14p	AN19	AH18	AD18	DQ10B	DQ8B									
3A	BI04	VREFBAND	IO			DIFFO_RX_B14n	DIFFO_RX_B14n	AE18	V18	V14	DQ5n/2B	DQ6B/Co9n/6B	DQ6B/Co9n/8B	DQ2B	DQ5n/2B	DQ5n/6B/Co9n/6B	DQ5n/6B/Co9n/8B		DQ5n/6B	DQ3B/Co9n/6B	DQ3B/Co9n/8B
3A	BI04	VREFBAND	IO			DIFFO_RX_B14p	DIFFO_RX_B14p	AM19	AG19	AD17											
3A	BI04	VREFBAND	IO			DIFFO_RX_B15n	DIFFO_RX_B15n	AM18	AH17	AB14	DQ5n/1B	DQ5n/8B/Co9n/8B	DQ2B	AM18	DQ5n/6B	DQ5n/8B/Co9n/6B	DQ5n/8B/Co9n/8B		DQ5n/6B	DQ3B/Co9n/6B	DQ3B/Co9n/8B
3A	BI04	VREFBAND	IO			DIFFO_RX_B15p	DIFFO_RX_B15p	AL18	AH18	AC14	DQ11B	DQ6B	DQ2B	DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO			DIFFO_RX_B15n	DIFFO_RX_B15n	AN18	AG18	AB15	DQ5n/1B	DQ5n/8B/Co9n/8B	DQ2B	DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO			DIFFO_RX_B15p	DIFFO_RX_B15p	AH19	AB15	W13	DQ11B	DQ6B	DQ2B	DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO			DIFFO_RX_B16n	DIFFO_RX_B16n	AK18	AH16	AD16	DQ11B	DQ6B	DQ2B	DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO			DIFFO_RX_B16p	DIFFO_RX_B16p	AG18	AA15	W13				DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO	DIFFCLK_0n		DIFFO_RX_B16p	DIFFO_RX_B16p	AJ18	AG15	AD15	DQ11B	DQ6B	DQ3B	DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO	DIFFCLK_1n				AK19	AF19	AA13				DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO	DIFFCLK_1p				AP17	AF14	AD14				DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO	DIFFCLK_0p				AJ19	AE15	Y13				DQ9B	DQ9B	DQ6B				DQ9B	DQ6B
3A	BI04	VREFBAND	IO	DIFFCLK_1p				AP16	AE14	AD13											
4A	BI05	VREFBAND	IO			DIFFO_RX_B17n	DIFFO_RX_B17n	AH18	AH14	AC13	DQ10B	DQ5B		DQ2B						DQ2B	DQ1B
4A	BI05	VREFBAND	IO			DIFFO_RX_B17p	DIFFO_RX_B17p	AP15	AH12	AC12	DQ10B	DQ5B		DQ2B						DQ2B	DQ1B
4A	BI05	VREFBAND	IO			DIFFO_RX_B17n	DIFFO_RX_B17n	AH17	AH13	AB13	DQ10B	DQ5B		DQ2B						DQ2B	DQ1B
4A	BI05	VREFBAND	IO			DIFFO_RX_B17p	DIFFO_RX_B17p	AN16	AG12	AB12											
4A	BI05	VREFBAND	IO			DIFFO_RX_B18n	DIFFO_RX_B18n	AF17	V14	W12	DQ5n/10B	DQ5B	DQ2B	DQ1B	DQ5n/8B	DQ4B	DQ2B		DQ5n/4B	DQ2B	DQ1B
4A	BI05	VREFBAND	IO			DIFFO_RX_B18p	DIFFO_RX_B18p	AP14	AH11	AD12	DQ4B	DQ4B	DQ2B	DQ1B	DQ4B	DQ2B				DQ4B	DQ2B
4A	BI05	VREFBAND	IO			DIFFO_RX_B18n	DIFFO_RX_B18n	AE17	V13	V12	DQ5n/10B	DQ5B/Co9n/8B	DQ1B	DQ5n/8B	DQ4B/Co9n/4B	DQ4B/Co9n/8B				DQ4B/Co9n/8B	DQ1B/Co9n/1B
4A	BI05	VREFBAND	IO			DIFFO_RX_B18p	DIFFO_RX_B18p	AP13	AH10	AD11											
4A	BI05	VREFBAND	IO			DIFFO_RX_B19n	DIFFO_RX_B19n	AM17	AH8	AB17	DQ5n/9B	DQ5n/6B/Co9n/8B	DQ2B	DQ1B	DQ5n/7B	DQ5n/8B/Co9n/4B	DQ5n/8B/Co9n/8B		DQ5n/6B	DQ3n/2B/Co9n/8B	DQ3n/2B/Co9n/8B
4A	BI05	VREFBAND	IO			DIFFO_RX_B19n	DIFFO_RX_B19n	AN15	AH9	AA12	DQ6B	DQ5B	DQ2B	DQ1B	DQ5n/7B	DQ5n/8B/Co9n/4B	DQ5n/8B/Co9n/8B		DQ5n/6B	DQ3n/2B/Co9n/8B	DQ3n/2B/Co9n/8B
4A	BI05	VREFBAND	IO			DIFFO_RX_B19p	DIFFO_RX_B19p	AM18	AH7	AA11	DQ5n/9B	DQ5n/8B/Co9n/8B	DQ2B	DQ1B	DQ5n/7B	DQ5n/8B/Co9n/4B	DQ5n/8B/Co9n/8B		DQ5n/6B	DQ3n/2B/Co9n/8B	DQ3n/2B/Co9n/8B
4A	BI05	VREFBAND	IO			DIFFO_RX_B20n	DIFFO_RX_B20n	AN15	AH9	W12				DQ1B	DQ4B	DQ4B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B20p	DIFFO_RX_B20p	AK18	AC14	W11	DQ6B	DQ5B	DQ2B	DQ1B	DQ4B	DQ4B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B20n	DIFFO_RX_B20n	AN15	AH9	AD10	DQ6B	DQ5B	DQ2B	DQ1B	DQ4B	DQ4B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B20p	DIFFO_RX_B20p	AC17	AB14	Y11				DQ1B	DQ4B	DQ4B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B21n	DIFFO_RX_B21n	AM13	AG8	AD9	DQ6B	DQ5B	DQ2B	DQ1B	DQ7B	DQ7B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B21n	DIFFO_RX_B21n	AL16	AH6		DQ6B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B21n	DIFFO_RX_B21n	AP12	AF13		DQ6B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B21p	DIFFO_RX_B21p	AK16	AA4		DQ6B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B22n	DIFFO_RX_B22n	AP11	AE13		DQ5n/8B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B22n	DIFFO_RX_B22n	AH16	AC13		DQ5n/8B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B22p	DIFFO_RX_B22p	AN12	AF12		DQ6B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B22n	DIFFO_RX_B22n	AK16	AA3		DQ5n/8B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B22p	DIFFO_RX_B22p	AM12	AE12		DQ5n/8B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B23n	DIFFO_RX_B23n	AL15	AF10		DQ5n/7B	DQ5n/4B/Co9n/4B	DQ2B	DQ5n/6B/Co9n/1B	DQ5n/6B	DQ5n/8B/Co9n/8B				DQ5n/6B/Co9n/1B	DQ1B
4A	BI05	VREFBAND	IO			DIFFO_RX_B23n	DIFFO_RX_B23n	AP10	AF11	AD12	DQ4B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B23p	DIFFO_RX_B23p	AK15	AE10		DQ5n/7B	DQ5n/4B/Co9n/4B	DQ2B	DQ5n/6B/Co9n/1B	DQ5n/6B	DQ5n/8B/Co9n/8B				DQ5n/6B/Co9n/1B	DQ1B
4A	BI05	VREFBAND	IO			DIFFO_RX_B23n	DIFFO_RX_B23n	AN10	AE11					DQ1B	DQ4B	DQ4B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B24n	DIFFO_RX_B24n	AH15	W13		DQ7B	DQ6B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B24n	DIFFO_RX_B24n	AP9	AF9		DQ7B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI05	VREFBAND	IO			DIFFO_RX_B24p	DIFFO_RX_B24p	AK15	AH12												
4A	BI05	VREFBAND	IO			DIFFO_RX_B24p	DIFFO_RX_B24p	AP8	AE9		DQ7B	DQ4B	DQ2B	DQ1B	DQ6B	DQ6B				DQ1B	DQ3B
4A	BI07	VREFBAND	IO			DIFFO_RX_B25n	DIFFO_RX_B25n	AP7	AF9	AB10	DQ6B	DQ3B	DQ1B	DQ1B	DQ4B	DQ4B				DQ2B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B25p	DIFFO_RX_B25p	AL14	AH7	AC8				DQ1B	DQ4B	DQ4B				DQ2B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B25n	DIFFO_RX_B25n	AN7	AE8	AA10	DQ6B	DQ3B	DQ1B	DQ1B	DQ4B	DQ4B				DQ2B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B25p	DIFFO_RX_B25p	AL13	AE7	AB9				DQ1B	DQ4B	DQ4B				DQ2B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B26n	DIFFO_RX_B26n	AP6	AF8	AD8	DQ5n/6B	DQ3B	DQ1B	DQ1B	DQ5n/4B	DQ2B	DQ1B	DQ1B	DQ5n/2B	DQ1B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B26p	DIFFO_RX_B26p	AP6	AF8	AD8	DQ6B	DQ3B	DQ1B	DQ1B	DQ5n/4B	DQ2B	DQ1B	DQ1B	DQ5n/2B	DQ1B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B26n	DIFFO_RX_B26n	AE18	W11	W9	DQ5n/6B	DQ3B/Co9n/8B	DQ1B/Co9n/1B	DQ1B	DQ5n/4B	DQ2B/Co9n/8B	DQ1B/Co9n/1B		DQ5n/2B	DQ1B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B26p	DIFFO_RX_B26p	AN6	AE8	AD7											
4A	BI07	VREFBAND	IO			DIFFO_RX_B27n	DIFFO_RX_B27n	AL12	AD12	AD27	DQ5n/3B	DQ5n/3B/Co9n/8B	DQ1B	DQ1B	DQ5n/3B	DQ5n/3B/Co9n/8B				DQ5n/3B/Co9n/8B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B27n	DIFFO_RX_B27n	AP4	AF6	AD6	DQ6B	DQ3B	DQ1B	DQ1B	DQ4B	DQ4B				DQ2B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B27p	DIFFO_RX_B27p	AK3	AC12	AA7	DQ5n/3B	DQ5n/3B/Co9n/8B	DQ1B/Co9n/1B	DQ1B	DQ5n/3B/Co9n/8B	DQ5n/3B/Co9n/8B				DQ5n/3B/Co9n/8B	DQ1B
4A	BI07	VREFBAND	IO			DIFFO_RX_B27n	DIFFO_RX_B27n	AP4	AE5	AA8				DQ1B	DQ3B	DQ3B				DQ1B	DQ3B
4A	BI07	VREFBAND	IO			DIFFO_RX_B28n	DIFFO_RX_B28n	AK15	AC11		DQ5n/3B	DQ3B	DQ1B	DQ1B	DQ3B	DQ3B				DQ1B	DQ3B
4A	BI07	VREFBAND	IO			DIFFO_RX_B28n	DIFFO_RX_B28n	AL11	AG4	AD6	DQ6B	DQ3B	DQ1B	DQ1B	DQ3B	DQ3B				DQ1B	DQ3B
4A	BI07	VREFBAND	IO			DIFFO_RX_B29n	DIFFO_RX_B29n	AC14	AB11	U9											
4A	BI07	VREFBAND	IO			DIFFO_RX_B29p	DIFFO_RX_B29p	AK12	AG1	AC5	DQ6B	DQ3B	DQ1B	DQ1B	DQ3B	DQ3B				DQ1B	DQ3B
4A	BI08	VREFBAND	IO			DIFFO_RX_B29n	DIFFO_RX_B29n	AP3	AH3		DQ4B	DQ2B	DQ1B	DQ1B	DQ2B	DQ2B				DQ1B	DQ3B
4A	BI08	VREFBAND	IO			DIFFO_RX_B29p	DIFFO_RX_B29p	AN9	AF4		DQ4B	DQ2B	DQ1B	DQ1B	DQ2B	DQ2B				D	



Table with columns: Bank number, IO Module, VREF, Pin Function, Optional Function, Configuration Function, Dedicated Tx/Rx Channel with OCT Rd, Emulated LVDS Input Channel with no OCT Rd (Note 2), F152, F760, F572, DQS for X4 for F152, DQS for X8/X9 for F152, DQS for X16/X18 for F152, DQS for X32/X36 for F152, DQS for X4 for F760, DQS for X8/X9 for F760, DQS for X16/X18 for F760, DQS for X32/X36 for F760, DQS for X4 for F572, DQS for X8/X9 for F572, DQS for X16/X18 for F572. Rows include various pin configurations for bank numbers 0A through 8A.



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ no OCT Rd (Note 2)	F1152 R11	F780 R19	F572 R9	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16/X18 for F572 (Note 3)	
			VCC					R17	P17	R17												
			VCC					R15	P13	K15												
			VCC					R13	P11	K13												
			VCC					P24	N20	K11												
			VCC					P22	N18	J8												
			VCC					P20	N16	J18												
			VCC					P18	N14	J16												
			VCC					P16	N12	J14												
			VCC					P14	N10	J12												
			VCC					P12	M9	J10												
			VCC					N23	M20	H15												
			VCC					N21	M19													
			VCC					N17	M17													
			VCC					N15	M15													
			VCC					N13	M13													
			VCC					AG23	M11													
			VCC					AB24	L18													
			VCC					AB22	L16													
			VCC					AB20	L14													
			VCC					AB18	L12													
			VCC					AB16	L10													
			VCC					AB14	K7													
			VCC					AB12														
			VCC					AA23														
			VCC					AA21														
			VCC					AA19														
			VCC					AA17														
			VCC					AA15														
			VCC					AA13														
			DN1					K25	H23	G18												
			DN1					V17	R16	N12												
			DN1					C4	F6	D5												
			VCCBAT					L27	J24	F19												
			VCCA_PLL_1					H25	G20	F17												
			VCCA_PLL_2					J10	H9	E6												
			VCCA_PLL_3					AF10	I8	H6												
			VCCA_PLL_4					AG25	AB20	W17												
			VCCA_PLL_5					T9	P8	L6												
			VCCA_PLL_6					W9	R7	R6												
			VCCD_PLL_1					J26	H21	E18												
			VCCD_PLL_2					K9	G8	F5												
			VCCD_PLL_3					AE9	AA7	W5												
			VCCD_PLL_4					AF26	AA21	Y18												
			VCCD_PLL_5					UB	P7	M5												
			VCCD_PLL_6					V9	F8	N5												
			VCCDSDA					AM20	AG16	AG16												
			VCCDSDA					AK24	AD19	AA17												
			VCCDSDA					AJ20	AD16													
			VCCDSDA					AH22														
			VCCDSDC					AD26	AC20	Y19												
			VCCDSDA					AM14	AG7	Y10												
			VCCDSDA					AM11	AG13	AG7												
			VCCDSDA					AL17	AD10	AD10												
			VCCDSDA					AJ17	AD13													
			VCCDSDA					AJ14	AD10													
			VCCDSDA					AM11														
			VCCDSDA					AG3	Y2	V2												
			VCCDSDA					AD3	L2	R2												
			VCCDSDA					AA6	R2	AA2												
			VCCDSDA					AA3	AE2													
			VCCDSDA					T6	K2	M2												
			VCCDSDA					T9	G2	J2												
			VCCDSDA					P3	D2	F2												
			VCCDSDA					L3														
			VCCDSDA					P14	B7	C8												
			VCCDSDA					P11	B4	C5												
			VCCDSDA					C14	B13													
			VCCDSDA					C11	B10													
			VCCDSDA					D8														
			VCCDSDA					F22	E18	D16												
			VCCDSDA					F20	E16	G17												
			VCCDSDA					C23	C20	C14												
			VCCDSDA					C20	B18													
			VCCDSDA					C17														
			VCCDSDA					K26	AG23	E19												
			VCCDSDA					AC20	AB19	U15												
			VCCDSDA					AC19	AA18													
			VCCDSDC					AG24	V21	W17												
			VCCDSDA					AD16	AA13	U10												
			VCCDSDA					AC16	AA12													
			VCCDSDA					AC13														
			VCCDSDA					V12	U8	T8												
			VCCDSDA					AA12	U7	T7												
			VCCDSDA					T12	M8	K7												
			VCCDSDA					R12	M7	R6												
			VCCDSDA					M15	J13	H10												
			VCCDSDA					M44	H13													
			VCCDSDA					L12														
			VCCDSDA					M19	H16	H13												
			VCCDSDA					L19	G16													
			VCCDSDC					M24	G21	H18												
			VREFBAND					AE30	V17	U16												
3A	VREFBAND		VREFBAND					AD15	AB12	U10												
4A	VREFBAND		VREFBAND					AD13														
4B	VREFBAND		VREFBAND					AD13														
5A	VREFBAND		VREFBAND					AB11	H7	J7												
5A	VREFBAND		VREFBAND					M1	L8	J7												
7A	VREFBAND		VREFBAND					L15	H12	H12												
7B	VREFBAND		VREFBAND					K15														
8A	VREFBAND		VREFBAND					K19	H18	G15												
			NC					AL30	AF21	AD22												
			NC					AK30	AF22	AC22												
			NC					AG30														
			NC					H22														
			NC					AD21														
			NC					J23														
			NC					E27														
			NC					AF30														
			NC					K28														
			NC					AE21	</													



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	P1152	F780	F572	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16/X18 for F572 (Note 3)
			NC					G8													
			NC					L22													
			NC					AK28													
			NC					G28													
			NC					AE23													
			NC					C08													
			NC					AL28													
			NC					Z28													
			NC					AF23													
			NC					H27													
			NC					AH27													
			NC					Z27													
			NC					AJ28													
			NC					H8													
			NC					L22													
			NC					AJ27													
			NC					LB													
			NC					G24													
			NC					AJ29													
			NC					K23													
			NC					AM1													
			NC					G25													
			NC					AF11													
			NC					F8													
			NC					AN1													
			NC					G10													
			NC					AG10													
			NC					AH8													
			NC					F8													
			NC					AL4													
			NC					AJ5													
			NC					H10													
			NC					AL3													
			NC					L1													
			NC					AM3													
			NC					D7													
			NC					AM2													
			NC					L10													
			NC					AG9													
			NC					F7													
			NC					AD12													
			NC					AJ8													
			NC					AE5													
			NC					G9													
			NC					AH10													
			NC					AG9													
			NC					F7													
			NC					AE11													
			NC					AE5													
			NC					H9													
			NC					AH9													
			NC					ACB													
			NC					G7													
			NC					AL1													
			NC					AE4													
			NC					R11													
			NC					AL9													
			NC					AF6													
			NC					E6													
			NC					AM4													
			NC					AH4													
			NC					L11													
			NC					AF28													
			NC					AF5													
			NC					F6													
			NC					AE24													
			NC					AF21													
			NC					AH3													
			NC					M23													
			NC					AG28													
			NC					AF22													
			NC					AC11													
			NC					D30													
			NC					AF24													
			NC					AJ2													
			NC					F29													
			NC					AE26													
			NC					AC10													
			NC					E30													
			NC					AH28													
			NC					AJ4													
			NC					C29													
			NC					AE27													
			NC					AJ1													
			NC					H24													
			NC					AH29													
			NC					AJ3													
			NC					F28													
			NC					AE28													
			NC					AK1													
			NC					Z25													
			NC					AC22													
			NC					B8													
			NC					F28													
			NC					AF27													
			NC					E6													
			NC					H30													
			NC					AD22													
			NC					W24													
			NC					H7													
			NC					F30													
			NC					AF25													
			NC					L7													
			NC					Z30													
			NC					AG27													
			NC					D6													
			NC					S30													
			NC					AG24													
			NC					G6													
			NC					J4													
			NC					AH28													
			NC					W27													
			NC					C6													
			NC					H28													
			NC					AE22													
			NC					L28													
			NC					F5													
			NC					K24													



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F152	F780	F572	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16/X18 for F572 (Note 3)		
			NC					Y8															
			NC					D5															
			NC					U29															
			NC					M6															
			NC					C5															
			NC					M7															
			NC					G5															
			NC					J7															
			NC					G4															
			NC					J6															
			NC					M12															
			NC					K7															
			NC					M10															
			NC					K6															
			NC					M6															
			NC					E4															
			NC					D4															
			NC					E3															
			NC					D3															
			NC					F4															
			NC					N6															
			NC					F3															
			NC					N7															
			NC					H4															
			NC					M6															
			NC					G3															
			NC					M5															
			NC					AL2															
			NC					AE3															
			NC					AL1															
			NC					AE7															
			NC					AG7															
			NC					AH6															
			NC					AG6															
			NC					AH5															
			NC					AK4															
			NC					AD10															
			NC					AK3															
			NC					AD9															
			NC					AE8															
			NC					AH7															
			NC					AF7															
			NC					AJ6															
			NC					AD11															
			NC					M22															
			NC					M11															
			NC					AC12															
			NC					AC21															
			NC					N29															
			NC					N50															
			NC					L28															
			NC					L30															
			NC					C33															
			NC					C34															
			NC					B31															
			NC					B32															
			NC					F33															
			NC					E34															
			NC					D31															
			NC					D32															
			NC					G33															
			NC					G34															
			NC					F31															
			NC					F32															
			NC					J33															
			NC					J34															
			NC					H31															
			NC					H32															
			VCCL_GXB					W26	R22	M19													
			VCCL_GXB					U28	P23	L20													
			VCCL_GXB					L28	P21	R19													
			VCCL_GXB					U27	N24	R20													
			VCCL_GXB					U25	N22	P19													
			VCCL_GXB					T28	R23	N20													
			VCCL_GXB					T26	T23														
			VCCL_GXB					R27	T21														
			VCCL_GXB					P25	R24														
			VCCL_GXB					U23	Y15	U13													
			VCCL_GXB					U12	R7	M6													
			VCCL_GXB					L18	P15	G12													
			VCCL_GXB					AD18	P20	M17													
			VCCL_GXB					AP11	AH24	AC24													
			VCCL_GXB					AC3	A22														
			VCCL_GXB					U24	R20	P18													
			VCCL_GXB					R24	M21	L18													
			VCCL_GXB					AA24	U21														
			VCCH_GXB					P27	U23	R18													
			VCCH_GXB					N28	U22	R18													
			VCCH_GXB					AB28	M22														
			VCCH_GXB					AA27	L22														

Notes:
 (1) An I/O module is a group of 16 I/O pins.
 (2) When not used as DIFFIN or DIFFIO TX, all pins marked with * (DIFFIN ##/p/n) can be configured as emulated LVDS output channels (DIFFOUT). Only DIFFIN pins of the same index group (e.g. DIFFIN_B1p and DIFFIN_B1n) can be used to form an emulated LVDS output channel.
 (3) When not used as clocks, the Q0n and DQSn pins can be used as DQ pins.




Pin Name	Pin Type (1st and 2nd Function)	Pin Description
Clock and PLL Pins		
CLK[4:15]	Clock, Input	Single ended clock input pin.
DIFFCLK[0:5]p	Clock, Input	Clock input pin for differential clock input. OCT Rd is not supported.
DIFFCLK[0:5]n	Clock, Input	Negative clock input for differential clock input. OCT Rd is not supported.
PLL_[1:4]_CLKOUT1p	I/O, Clock	PLL[1:4]_CLKOUT1 (except PLL1 and PLL3 in EP2AGX125 and EP2AGX260) supports 2 clock I/O pins, configured either as one single ended I/O or one differential I/O pair. PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1:4]_CLKOUT1n	I/O, Clock	
PLL_[1,3]_CLKOUT[2:3]p (Note 4)	I/O, Clock	PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1,3]_CLKOUT[2:3]n (Note 4)	I/O, Clock	
Dedicated Configuration/JTAG Pins		
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSO, ASDO, DATA[7:0], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high (1.5V, 1.8V, 2.5V, 3.0V or 3.3V) turns off the weak pull-up, while a logic low turns them on.
MSEL[0:3]	Input	Configuration input pins that set the FPGA device configuration scheme.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration done pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	I/O, Output (open-drain)	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
Optional/Dual-Purpose Configuration Pins		
nCSO	Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	Output	Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DCLK	I/O (PS, FPP) Output (AS)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output (open-drain)	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O, Input	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.
DEV_OE	I/O, Input	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	Input	DATA[0] is a dedicated pin that is used for both the passive and active configuration modes.
DATA[1:7]	I/O, Input	Dual-purpose configuration input data pins. The DATA[0:7] pins can be used for byte-wide configuration. DATA[1:7] pins can also be used as user I/O pins after configuration, but not DATA0.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
Differential I/O Pins		
DIFFIO_RX_[T,B,R][##]p, DIFFIO_RX_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels with OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX_[T,B,R][##]p, DIFFIO_TX_[T,B,R][##]n	I/O, TX channel	These are true LVDS transmitter channels. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS transmitter channels, these pins can be configured as true LVDS receiver channels without OCT Rd support (DIFFIN_[T,B,R][##][p,n]). If not used for differential signaling, these pins are available as user I/O pins.
DIFFIN_[T,B,R][##]p, DIFFIN_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels without OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS receiver channels without OCT Rd support, these pins can be configured as true LVDS transmitter channels (DIFFIO_TX_[T,B,R][##][p,n]). If not used for differential signaling, these pins are available as user I/O pin.
DIFFOUT_[##]p, DIFFOUT_[##]n	I/O, TX channel	These are emulated LVDS output channels. On I/O banks, there are true LVDS input buffers but no true LVDS output buffers. However, all column user I/Os, including I/Os with true LVDS input buffers, (DIFFIO_RX_[T,B,R][##][p,n], DIFFIN_[T,B,R][##][p,n]) can be configured as emulated LVDS output buffers. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
External Memory Interface Pins		



Pin Name	Pin Type (1st and 2nd Function)	Pin Description
DQS[##][T,B,R]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.
DQSn[##][T,B,R] (Note 5)	I/O, DQSn	Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry.
DQ[##][T,B,R]	I/O, DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
CQ[##][T,B,R]	DQS	Optional data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
CQn[##][T,B,R] (Note 5)	DQS	Optional complementary data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
Reference Pins		
RUP[0:2]	I/O, Input	Reference pins for I/O banks. The RUP pins share the same VCCIO with the I/O bank where they are located. The external precision resistor RUP must be connected to the designated RUP pin within the bank. If not required, this pin is a regular I/O pin.
RDN[0:2]	I/O, Input	Reference pins for I/O banks. The RDN pins share the same GND with the I/O bank where they are located. The external precision resistor RDN must be connected to the designated RDN pin within the bank. If not required, this pin is a regular I/O pin.
DNU	Do Not Use	Do Not Use (DNU).
NC	No Connect	Do not drive signals into these pins.
Supply Pins		
VCC	Power	VCC supplies power to the core and periphery.
VCCD_PLL [1:6]	Power	Digital power for PLL[1:6]. All of these pins must be connected even if the PLL is not used
VCCCB	Power	Configuration RAM bits power supply.
VCCA_PLL [1:6]	Power	Analog power for PLL [1:6]. All of these pins must be connected even if the PLL is not used
VCCIO[3:8][A,B]	Power	These are I/O supply voltage pins for banks 3 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all LVDS, LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V), HSTL(12,15,18), SSTL(15,18,2), 3.0V PCI/PCI-X I/O as well as LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards. VCCIO also supplies power to the input buffers used for LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V), 3.0V PCI/PCI-X and LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards.
VCCIO[3,8]C	Power	These are configuration and JTAG supply voltage pins for banks 3C and 8C. Each bank can support a different voltage level. For AS/PP/FPP configuration schemes, VCCIO8C supports 1.8V, 2.5V, 3.0V or 3.3V. JTAG can support 1.5V, 1.8V, 2.5V, 3.0V or 3.3V.
VCCPD[3:8][A,B], VCCPD[3,8]C	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers and the input buffers for HSTL/SSTL input buffers. This can be connected to 3.3V, 3.0V or 2.5V. For 3.3V I/O standard connect VCCPD to 3.3V, for 3.0V I/O standard connect VCCPD to 3.0V and for 2.5V/1.8V/1.2V I/O standards connect VCCPD to 2.5V
VCCBAT	Power	Battery back-up power supply for design security volatile key register.
GND	Ground	Device ground pins.
VREF[3:8][A,B]N0	Power	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. These pins cannot be used as regular I/Os.
Transceiver Pins		
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX and clocking.
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[0:15]p (Note 6)	Input	High speed positive differential receiver channels.
GXB_RX[0:15]n (Note 6)	Input	High speed negative differential receiver channels.
GXB_TX[0:15]p (Note 6)	Output	High speed positive differential transmitter channels.
GXB_TX[0:15]n (Note 6)	Output	High speed negative differential transmitter channels.
REFCLK[0:7]p	Input	High speed differential reference clock positive.
REFCLK[0:7]n	Input	High speed differential reference clock complement.
RREF[0:1]	Input	Reference resistor for transceiver.

Notes:

1. Refer to the Arria II GX Device Datasheet and Pin Connection Guidelines for the recommended operating conditions.
2. This pin definition is prepared based on the EP2AGX260.
3. Some of the pull-up /pull down resistors mentioned in the table above may not be required, depending on the exact device configuration scheme.
The ability to NC or short them may be valuable during the debug phase, should you be required to use a different configuration scheme.
Refer to the Configuring Arria II GX Devices chapter in the Arria II GX Device Handbook for more information.
4. PLL[1,3]_CLKOUT[2..3][p,n] are only available in PLL1 and PLL3 in EP2AGX125 and EP2AGX260.
5. When not used as clocks, the CQn and DQSn pins can be used as DQ pin.
6. Transceiver signals GXB_RX[15..0] and GXB_TX[15..0] are device specific.



This is a top view of the silicon die that corresponds to a reverse view for flip chip packages. It is a graphical representation only.



**Pin Information for the Arria[®] II GX EP2AGX125 Device
Version 1.2**

Version Number	Date	Changes Made
1.0	2/27/2009	Initial release.
1.1	5/29/2009	Added DNU in Pin List and Pin Definitions.
1.2	10/10/2013	Added PLL_5 and PLL_6 in Bank & PLL Diagram.