

Bank Number	Index within I/O Bank (z)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
1C			REFCLK_GXBL1C_CHTp							K20				
1C			REFCLK_GXBL1C_CHTn							K19				
1C			GXBL1C_TX_CH5n							C21				
1C			GXBL1C_TX_CH5p							C22				
1C			GXBL1C_RX_CH5n,GXBL1C_REFCLK5n							A19				
1C			GXBL1C_RX_CH5p,GXBL1C_REFCLK5p							A20				
1C			GXBL1C_TX_CH4n							G21				
1C			GXBL1C_TX_CH4p							G22				
1C			GXBL1C_RX_CH4n,GXBL1C_REFCLK4n							E21				
1C			GXBL1C_RX_CH4p,GXBL1C_REFCLK4p							E22				
1C			GXBL1C_TX_CH3n							L21				
1C			GXBL1C_TX_CH3p							L22				
1C			GXBL1C_RX_CH3n,GXBL1C_REFCLK3n							J21				
1C			GXBL1C_RX_CH3p,GXBL1C_REFCLK3p							J22				
1C			GXBL1C_TX_CH2n							R21				
1C			GXBL1C_TX_CH2p							R22				
1C			GXBL1C_RX_CH2n,GXBL1C_REFCLK2n							N21				
1C			GXBL1C_RX_CH2p,GXBL1C_REFCLK2p							N22				
1C			GXBL1C_TX_CH1n							W21				
1C			GXBL1C_TX_CH1p							W22				
1C			GXBL1C_RX_CH1n,GXBL1C_REFCLK1n							U21				
1C			GXBL1C_RX_CH1p,GXBL1C_REFCLK1p							U22				
1C			GXBL1C_TX_CH0n							AA21				
1C			GXBL1C_TX_CH0p							AA22				
1C			GXBL1C_RX_CH0n,GXBL1C_REFCLK0n							Y19				
1C			GXBL1C_RX_CH0p,GXBL1C_REFCLK0p							Y20				
1C			REFCLK_GXBL1C_CHBp							M20				
1C			REFCLK_GXBL1C_CHBn							M19				
2L	47	VREFB2LNO	IO	GPIO1_I023.NAND_ADO15.Tracep_D3.EMAC2_RXD3.SPI0M0_SS0_N.SPI51_MISO.EMAC0_MDC.I2C.EMAC0_SCL		HPS DIRECT_SHAR	DIFFIO2L_1n		No	D9	DO0	DO0	DO0	DO0
2L	46	VREFB2LNO	IO	GPIO1_I022.NAND_ADO14.Tracep_D2.EMAC2_RXD2.SPI0M0_MISO.SPI51_SS0_N.EMAC0_MDIO.I2C.EMAC0_SDA		HPS DIRECT_SHAR	DIFFIO2L_1p		No	D8	DO0	DO0	DO0	DO0
2L	45	VREFB2LNO	IO	GPIO1_I021.NAND_ADO13.Tracep_D1.EMAC2_TXD3.SDMMC_DATA7.SPI0M0_MOSI.SPI51_MOSI.I2C.EMAC2_SDA		HPS DIRECT_SHAR	DIFFIO2L_2n		No	D10	DQS0	DO0	DO0	DO0
2L	44	VREFB2LNO	IO	GPIO1_I020.NAND_ADO12.Tracep_D0.EMAC2_TXD2.SDMMC_DATA6.SPI0M0_CLK.SPI51_CLK.I2C.EMAC2_SDA		HPS DIRECT_SHAR	DIFFIO2L_2p		No	E10	DQS0	DO0	DO0	DO0
2L	43	VREFB2LNO	IO	GPIO1_I019.NAND_ADO11.Tracep_CLK.EMAC2_RXD1.SDMMC_DATA5.SPI0M0_SS0_N.EMAC1_MDC.I2C.EMAC1_SCL		HPS DIRECT_SHAR	DIFFIO2L_3n		No	F11	DO0	DO0	DO0	DO0
2L	42	VREFB2LNO	IO	GPIO1_I018.NAND_ADO10.EMAC2_RXD0.SDMMC_DATA4.SPI0M0_MISO.EMAC1_MDIO.I2C.EMAC1_SDA		HPS DIRECT_SHAR	DIFFIO2L_3p		No	E11	DO0	DO0	DO0	DO0
2L	41	VREFB2LNO	IO	GPIO1_I017.NAND_ADO9.UART1_RTS_N.QSPI_SS3.EMAC2_TXD1.SDMMC_DATA3.SPI0M0_SS1_N		HPS DIRECT_SHAR	DIFFIO2L_4n		No	F9	DQS1	DQS0/CQ0	DO0	DO0
2L	40	VREFB2LNO	IO	GPIO1_I016.NAND_ADO8.UART1_CTS_N.QSPI_SS2.EMAC2_TXD0.SDMMC_DATA2		HPS DIRECT_SHAR	DIFFIO2L_4p		No	E9	DQS1	DQS0/CQ0	DO0	DO0
2L	39	VREFB2LNO	IO	GPIO1_I015.UART1_RX.Tracep_CLK.EMAC2_RX_CTL.SDMMC_DATA1		HPS DIRECT_SHAR	DIFFIO2L_5n		No	E12	DO1	DO0	DO0	DO0
2L	38	VREFB2LNO	IO	GPIO1_I014.NAND_CE_N.UART1_TX.EMAC2_RX_CTL.SDMMC_CCLK		HPS DIRECT_SHAR	DIFFIO2L_5p		No	D12	DO1	DO0	DO0	DO0
2L	37	VREFB2LNO	IO	GPIO1_I013.NAND_RB.EMAC2_TX_CTL.SDMMC_CMD.I2C1_SCL		HPS DIRECT_SHAR	DIFFIO2L_6n		No	H11	DO1	DO0	DQS0/CQ0	DO0
2L	36	VREFB2LNO	IO	GPIO1_I012.NAND_ALE.EMAC2_TX_CTL.SDMMC_DATA0.I2C1_SDA		HPS DIRECT_SHAR	DIFFIO2L_6p		No	G11	DO1	DO0	DQS0/CQ0	DO0
2L	35	VREFB2LNO	IO	GPIO1_I011.NAND_ADO7.EMAC1_RXD3.SPI50_MISO.EMAC0_MDC.I2C.EMAC0_SCL		HPS DIRECT_SHAR	DIFFIO2L_7n		No	C8	DO2	DO1	DO0	DO0
2L	34	VREFB2LNO	IO	GPIO1_I010.NAND_ADO6.EMAC1_RXD2.SPI50_SS0_N.EMAC0_MDIO.I2C.EMAC0_SDA		HPS DIRECT_SHAR	DIFFIO2L_7p		No	B9	DO2	DO1	DO0	DO0
2L	33	VREFB2LNO	IO	GPIO1_I09.NAND_ADO5.EMAC1_TXD3.SPI50_MOSI.EMAC2_MDC.I2C.EMAC2_SCL		HPS DIRECT_SHAR	DIFFIO2L_8n		No	A10	DQS2	DO1	DO0	DO0
2L	32	VREFB2LNO	IO	GPIO1_I08.NAND_ADO4.EMAC1_TXD2.SPI50_CLK.EMAC2_MDIO.I2C.EMAC2_SDA		HPS DIRECT_SHAR	DIFFIO2L_8p		No	A11	DQS2	DO1	DO0	DO0
2L	31	VREFB2LNO	IO	GPIO1_I07.NAND_CLE.UART1_RX.EMAC1_RXD1.SPI51_MISO.I2C1_SCL		HPS DIRECT_SHAR	DIFFIO2L_9n		No	C10	DO2	DO1	DO0	DO0
2L	30	VREFB2LNO	IO	GPIO1_I06.NAND_ADO3.UART1_TX.EMAC1_RXD0.SPI51_SS0_N.I2C1_SDA		HPS DIRECT_SHAR	DIFFIO2L_9p		No	C11	DO2	DO1	DO0	DO0
2L	29	VREFB2LNO	IO	PLL_2L_CLKOUT1n.GPIO1_I05.NAND_ADO2.UART1_RTS_N.EMAC1_TXD1.SPI51_MOSI		HPS DIRECT_SHAR	DIFFIO2L_10n		No	B8	DQS3	DQS1/CQ1	DO0	DO0
2L	28	VREFB2LNO	IO	PLL_2L_CLKOUT1p.PLL_2L_CLKOUT1p.PLL_2L_FB1.GPIO1_I04.NAND_WP_N.UART1_CTS_N.EMAC1_TXD0.SPI51_SS1_N.SPI51_CLK		HPS DIRECT_SHAR	DIFFIO2L_10p		No	A8	DQS3	DQS1/CQ1	DO0	DO0
2L	27	VREFB2LNO	IO	GPIO1_I03.NAND_RE_N.UART0_RX.EMAC1_RX_CTL.SPI51_SS0_N.I2C0_SCL		HPS DIRECT_SHAR	DIFFIO2L_11n		No	A7	DO3	DO1	DO0	DO0
2L	26	VREFB2LNO	IO	RZQ_2L_GPIO1_I02.NAND_WE_N.UART0_TX.EMAC1_RX_CTL.SPI51_MISO.I2C0_SDA		HPS DIRECT_SHAR	DIFFIO2L_11p		No	A6	DO3	DO1	DO0	DO0
2L	25	VREFB2LNO	IO	CLK_2L_1n.GPIO1_I01.NAND_ADO1.UART0_RTS_N.EMAC1_TX_CTL.SPI51_MOSI		HPS DIRECT_SHAR	DIFFIO2L_12n		No	B11	DO3	DO1	DO0	DO0
2L	24	VREFB2LNO	IO	CLK_2L_1p.GPIO1_I00.NAND_ADO0.UART0_CTS_N.EMAC1_TX_CTL.SPI51_CLK		HPS DIRECT_SHAR	DIFFIO2L_12p		No	B10	DO3	DO1	DO0	DO0
2L	23	VREFB2LNO	IO	CLK_2L_0n.GPIO0_I023.NAND_ADO15.UART0_RX.USB1_DATA7.EMAC0_RXD3.SPI51_SS0_N.SPI50_MISO.I2C0_SCL		HPS DIRECT_SHAR	DIFFIO2L_13n		No	C3	DO4	DO2	DO1	DO0
2L	22	VREFB2LNO	IO	CLK_2L_0p.GPIO0_I022.NAND_ADO14.UART0_TX.USB1_DATA6.EMAC0_RXD2.SPI51_MISO.SPI50_MISO.I2C0_SDA		HPS DIRECT_SHAR	DIFFIO2L_13p		No	03	DO4	DO2	DO1	DO0
2L	21	VREFB2LNO	IO	GPIO0_I021.NAND_ADO13.UART0_RTS_N.USB1_DATA5.EMAC0_TXD3.SPI51_MOSI.SPI50_MOSI.I2C1_SCL		HPS DIRECT_SHAR	DIFFIO2L_14n		No	E1	DQS4	DO2	DO1	DQS0/CQ0
2L	20	VREFB2LNO	IO	GPIO0_I020.NAND_ADO12.UART0_CTS_N.USB1_DATA4.EMAC0_TXD2.SPI51_CLK.SPI50_CLK.I2C1_SDA		HPS DIRECT_SHAR	DIFFIO2L_14p		No	F1	DQS4	DO2	DO1	DQS0/CQ0
2L	19	VREFB2LNO	IO	PLL_2L_CLKOUT0n.GPIO0_I019.NAND_ADO11.USB1_DATA3.EMAC0_RXD1.SPI51_SS1_N		HPS DIRECT_SHAR	DIFFIO2L_15n		No	02	DO4	DO2	DO1	DO0
2L	18	VREFB2LNO	IO	PLL_2L_CLKOUT0p.PLL_2L_CLKOUT0p.PLL_2L_FB0.GPIO0_I018.NAND_ADO10.USB1_DATA2.EMAC0_RXD0		HPS DIRECT_SHAR	DIFFIO2L_15p		No	C2	DO4	DO2	DO1	DO0
2L	17	VREFB2LNO	IO	GPIO0_I017.NAND_ADO9.USB1_NXT.EMAC0_TXD1		HPS DIRECT_SHAR	DIFFIO2L_16n		No	C1	DQS5	DQS2/CQ2	DO1	DO0
2L	16	VREFB2LNO	IO	GPIO0_I016.NAND_ADO8.USB1_DATA1.EMAC0_TXD0		HPS DIRECT_SHAR	DIFFIO2L_16p		No	B1	DQS5	DQS2/CQ2	DO1	DO0
2L	15	VREFB2LNO	IO	GPIO0_I015.USB1_DATA0.EMAC0_RX_CTL		HPS DIRECT_SHAR	DIFFIO2L_17n		No	F2	DO5	DO2	DO1	DO0
2L	14	VREFB2LNO	IO	GPIO0_I014.NAND_CE_N.USB1_DIR.EMAC0_RX_CTL		HPS DIRECT_SHAR	DIFFIO2L_17p		No	E2	DO5	DO2	DO1	DO0
2L	13	VREFB2LNO	IO	GPIO0_I013.NAND_RB.USB1_STP.EMAC0_TX_CTL		HPS DIRECT_SHAR	DIFFIO2L_18n		No	A2	DO5	DO2	DQS1/CQ1	DO0
2L	12	VREFB2LNO	IO	GPIO0_I012.NAND_ALE.USB1_CLK.EMAC0_TX_CTL		HPS DIRECT_SHAR	DIFFIO2L_18p		No	A1	DO5	DO2	DQS1/CQ1	DO0
2L	11	VREFB2LNO	IO	GPIO0_I011.NAND_ADO7.USB0_DATA7.SPI51_SS0_N.SPI51_MISO.EMAC0_MDC.I2C.EMAC0_SCL		HPS DIRECT_SHAR	DIFFIO2L_19n		No	B3	DO6	DO3	DO1	DO0
2L	10	VREFB2LNO	IO	GPIO0_I010.NAND_ADO6.USB0_DATA6.SPI51_MISO.SPI51_SS0_N.EMAC0_MDIO.I2C.EMAC0_SDA		HPS DIRECT_SHAR	DIFFIO2L_19p		No	A3	DO6	DO3	DO1	DO0
2L	9	VREFB2LNO	IO	GPIO0_I09.NAND_ADO5.USB0_DATA5.SDMMC_DATA7.SPI51_MOSI.SPI51_MOSI.EMAC1_MDC.I2C.EMAC1_SCL		HPS DIRECT_SHAR	DIFFIO2L_20n		No	B4	DQS6	DO3	DO1	DO0
2L	8	VREFB2LNO	IO	GPIO0_I08.NAND_ADO4.USB0_DATA4.SDMMC_DATA6.SPI51_CLK.SPI51_CLK.EMAC1_MDIO.I2C.EMAC1_SDA		HPS DIRECT_SHAR	DIFFIO2L_20p		No	A5	DQS6	DO3	DO1	DO0
2L	7	VREFB2LNO	IO	GPIO0_I07.NAND_CLE.UART1_RX.USB0_DATA3.SDMMC_DATA5.SPI50_SS0_N.EMAC2_MDC.I2C.EMAC2_SCL		HPS DIRECT_SHAR	DIFFIO2L_21n		No	C7	DO6	DO3	DO1	DO0
2L	6	VREFB2LNO	IO	GPIO0_I06.NAND_ADO3.UART1_TX.USB0_DATA2.SDMMC_DATA4.SPI50_MISO.EMAC2_MDIO.I2C.EMAC2_SDA		HPS DIRECT_SHAR	DIFFIO2L_21p		No	07	DO6	DO3	DO1	DO0
2L	5	VREFB2LNO	IO	GPIO0_I05.NAND_ADO2.UART1_RTS_N.QSPI_SS3.USB0_NXT.SDMMC_DATA3.SPI50_MOSI.I2C0_SCL		HPS DIRECT_SHAR	DIFFIO2L_22n		No	B6	DQS7	DQS3/CQ3	DO1	DO0
2L	4	VREFB2LNO	IO	GPIO0_I04.NAND_WP_N.UART1_CTS_N.QSPI_SS2.USB0_DATA1.SDMMC_DATA2.SPI50_CLK.I2C0_SDA		HPS DIRECT_SHAR	DIFFIO2L_22p		No	C6	DO7	DQS3/CQ3	DO1	DO0
2L	3	VREFB2LNO	IO	GPIO0_I03.NAND_RE_N.UART0_RX.USB0_DATA0.SDMMC_DATA1.SPI50_MISO.I2C1_SCL		HPS DIRECT_SHAR	DIFFIO2L_23n		No	E7	DO7	DO3	DO1	DO0
2L	2	VREFB2LNO	IO	GPIO0_I02.NAND_WE_N.UART0_TX.USB0_DIR.SDMMC_CCLK.SPI50_SS0_N.I2C1_SDA		HPS DIRECT_SHAR	DIFFIO2L_23p		No	F8	DO7	DO3	DO1	DO0
2L	1	VREFB2LNO	IO	GPIO0_I01.NAND_ADO1.UART0_RTS_N.USB0_STP.SDMMC_CMD.SPI51_SS1_N.SPI50_MOSI		HPS DIRECT_SHAR	DIFFIO2L_24n		No	B5	DO7	DO3	DO1	DO0
2L	0	VREFB2LNO	IO	GPIO0_I00.NAND_ADO0.UART0_CTS_N.USB0_CLK.SDMMC_DATA0.SPI50_SS1_N.SPI50_CLK		HPS DIRECT_SHAR	DIFFIO2L_24p		No	C5	DO7	DO3	DO1	DO0
2K	47	VREFB2KNO	IO			HPS DDR		LVDS2K_1n	No	G15	DO8	DO4	DO2	DO1
2K	46	VREFB2KNO	IO			HPS DDR		LVDS2K_1p	No	F16	DO8	DO4	DO2	DO1
2K	45	VREFB2KNO	IO			HPS DDR		LVDS2K_2n	Yes	E15	DQS8	DO4	DO2	DO1
2K	44	VREFB2KNO	IO			HPS DDR		LVDS2K_2p	Yes	D15	DQS8	DO4	DO2	DO1
2K	43	VREFB2KNO	IO			HPS DDR		LVDS2K_3n	No	E16	DO8	DO4	DO2	DO1
2K	42	VREFB2KNO	IO			HPS DDR		LVDS2K_3p	No	F16	DO8	DO4	DO2	DO1
2K	41	VREFB2KNO	IO			HPS DDR		LVDS2K_4n	Yes	H16	DQS9	DQS4/CQ4	DO2	DO1
2K	40	VREFB2KNO	IO			HPS DDR		LVDS2K_4p	Yes	H15	DQS9	DQS4/CQ4	DO2	DO1
2K	39	VREFB2KNO	IO			HPS DDR		LVDS2K_5n	No	F14	DO9	DO4	DO2	DO1
2K	38	VREFB2KNO	IO			HPS DDR		LVDS2K_5p	No	G14	DO9	DO4	DO2	DO1

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
2K	4	VREFB2KNO	IO			HPS_DDR		LVDS2K_22p	Yes	B14	DQS15	DQS7/CQ7	DQ3	DQ1
2K	3	VREFB2KNO	IO			HPS_DDR		LVDS2K_23n	No	D13	DQ15	DQ7	DQ3	DQ1
2K	2	VREFB2KNO	IO			HPS_DDR		LVDS2K_23p	No	C12	DQ15	DQ7	DQ3	DQ1
2K	1	VREFB2KNO	IO			HPS_DDR		LVDS2K_24n	Yes	F13	DQ15	DQ7	DQ3	DQ1
2K	0	VREFB2KNO	IO			HPS_DDR		LVDS2K_24p	Yes	G13	DQ15	DQ7	DQ3	DQ1
2J	47	VREFB2JNO	IO			HPS_DDR		LVDS2J_1n	No	Y11	DQ16	DQ8	DQ4	DQ2
2J	46	VREFB2JNO	IO			HPS_DDR		LVDS2J_1p	No	Y12	DQ16	DQ8	DQ4	DQ2
2J	45	VREFB2JNO	IO			HPS_DDR		LVDS2J_2n	Yes	T16	DQS16	DQ8	DQ4	DQ2
2J	44	VREFB2JNO	IO			HPS_DDR		LVDS2J_2p	Yes	U16	DQS16	DQ8	DQ4	DQ2
2J	43	VREFB2JNO	IO			HPS_DDR		LVDS2J_3n	No	W12	DQ16	DQ8	DQ4	DQ2
2J	42	VREFB2JNO	IO			HPS_DDR		LVDS2J_3p	No	W13	DQ16	DQ8	DQ4	DQ2
2J	41	VREFB2JNO	IO			HPS_DDR		LVDS2J_4n	Yes	V12	DQS17	DQS8/CQ8	DQ4	DQ2
2J	40	VREFB2JNO	IO			HPS_DDR		LVDS2J_4p	Yes	V13	DQS17	DQS8/CQ8	DQ4	DQ2
2J	39	VREFB2JNO	IO			HPS_DDR		LVDS2J_5n	No	T14	DQ17	DQ8	DQ4	DQ2
2J	38	VREFB2JNO	IO			HPS_DDR		LVDS2J_5p	No	U15	DQ17	DQ8	DQ4	DQ2
2J	37	VREFB2JNO	IO			HPS_DDR		LVDS2J_6n	Yes	U13	DQ17	DQ8	DQS4/CQ4	DQ2
2J	36	VREFB2JNO	IO			HPS_DDR		LVDS2J_6p	Yes	U14	DQ17	DQ8	DQS4/CQ4	DQ2
2J	35	VREFB2JNO	IO			HPS_DDR		LVDS2J_7n	No	Y17	DQ18	DQ9	DQ4	DQ2
2J	34	VREFB2JNO	IO			HPS_DDR		LVDS2J_7p	No	AA17	DQ18	DQ9	DQ4	DQ2
2J	33	VREFB2JNO	IO			HPS_DDR		LVDS2J_8n	Yes	V17	DQS18	DQ9	DQ4	DQ2
2J	32	VREFB2JNO	IO			HPS_DDR		LVDS2J_8p	Yes	W17	DQS18	DQ9	DQ4	DQ2
2J	31	VREFB2JNO	IO			HPS_DDR		LVDS2J_9n	No	V16	DQ18	DQ9	DQ4	DQ2
2J	30	VREFB2JNO	IO			HPS_DDR		LVDS2J_9p	No	V15	DQ18	DQ9	DQ4	DQ2
2J	29	VREFB2JNO	IO	PLL_2J_CLKOUT1n		HPS_DDR		LVDS2J_10n	Yes	V16	DQS19	DQS9/CQ9	DQ4	DQ2
2J	28	VREFB2JNO	IO	PLL_2J_CLKOUT1p,PLL_2J_CLKOUT1,PLL_2J_FB1		HPS_DDR		LVDS2J_10p	Yes	AA16	DQS19	DQS9/CQ9	DQ4	DQ2
2J	27	VREFB2JNO	IO			HPS_DDR		LVDS2J_11n	No	AB16	DQ19	DQ9	DQ4	DQ2
2J	26	VREFB2JNO	IO	RZQ_2J		HPS_DDR		LVDS2J_11p	No	AB15	DQ19	DQ9	DQ4	DQ2
2J	25	VREFB2JNO	IO	CLK_2J_1n		HPS_DDR		LVDS2J_12n	Yes	W15	DQ19	DQ9	DQ4	DQ2
2J	24	VREFB2JNO	IO	CLK_2J_1p		HPS_DDR		LVDS2J_12p	Yes	Y15	DQ19	DQ9	DQ4	DQ2
2J	23	VREFB2JNO	IO	CLK_2J_0n		HPS_DDR		LVDS2J_13n	No	AB11	DQ20	DQ10	DQ5	DQ2
2J	22	VREFB2JNO	IO	CLK_2J_0p		HPS_DDR		LVDS2J_13p	No	AB10	DQ20	DQ10	DQ5	DQ2
2J	21	VREFB2JNO	IO			HPS_DDR		LVDS2J_14n	Yes	AB13	DQS20	DQ10	DQS2/CQ2	DQ2
2J	20	VREFB2JNO	IO			HPS_DDR		LVDS2J_14p	Yes	AA13	DQS20	DQ10	DQ5	DQ2
2J	19	VREFB2JNO	IO	PLL_2J_CLKOUT0n		HPS_DDR		LVDS2J_15n	No	W14	DQ20	DQ10	DQ5	DQ2
2J	18	VREFB2JNO	IO	PLL_2J_CLKOUT0p,PLL_2J_CLKOUT0,PLL_2J_FB0		HPS_DDR		LVDS2J_15p	No	Y14	DQ20	DQ10	DQ5	DQ2
2J	17	VREFB2JNO	IO			HPS_DDR		LVDS2J_16n	Yes	AA11	DQS21	DQS10/CQ10	DQ5	DQ2
2J	16	VREFB2JNO	IO			HPS_DDR		LVDS2J_16p	Yes	AA12	DQS21	DQS10/CQ10	DQ5	DQ2
2J	15	VREFB2JNO	IO			HPS_DDR		LVDS2J_17n	No	W10	DQ21	DQ10	DQ5	DQ2
2J	14	VREFB2JNO	IO			HPS_DDR		LVDS2J_17p	No	Y10	DQ21	DQ10	DQ5	DQ2
2J	13	VREFB2JNO	IO			HPS_DDR		LVDS2J_18n	Yes	AA14	DQ21	DQ10	DQS5/CQ5	DQ2
2J	12	VREFB2JNO	IO			HPS_DDR		LVDS2J_18p	Yes	AB14	DQ21	DQ10	DQS5/CQ5	DQ2
2J	11	VREFB2JNO	IO			HPS_DDR		LVDS2J_19n	No	T18	DQ22	DQ11	DQ5	DQ2
2J	10	VREFB2JNO	IO			HPS_DDR		LVDS2J_19p	No	U18	DQ22	DQ11	DQ5	DQ2
2J	9	VREFB2JNO	IO			HPS_DDR		LVDS2J_20n	Yes	R19	DQS22	DQ11	DQ5	DQ2
2J	8	VREFB2JNO	IO			HPS_DDR		LVDS2J_20p	Yes	R18	DQS22	DQ11	DQ5	DQ2
2J	7	VREFB2JNO	IO			HPS_DDR		LVDS2J_21n	No	U19	DQ22	DQ11	DQ5	DQ2
2J	6	VREFB2JNO	IO			HPS_DDR		LVDS2J_21p	No	T19	DQ22	DQ11	DQ5	DQ2
2J	5	VREFB2JNO	IO			HPS_DDR		LVDS2J_22n	Yes	N17	DQS23	DQS11/CQ11	DQ5	DQ2
2J	4	VREFB2JNO	IO			HPS_DDR		LVDS2J_22p	Yes	P17	DQS23	DQS11/CQ11	DQ5	DQ2
2J	3	VREFB2JNO	IO			HPS_DDR		LVDS2J_23n	No	V19	DQ23	DQ11	DQ5	DQ2
2J	2	VREFB2JNO	IO			HPS_DDR		LVDS2J_23p	No	V18	DQ23	DQ11	DQ5	DQ2
2J	1	VREFB2JNO	IO			HPS_DDR		LVDS2J_24n	Yes	T17	DQ23	DQ11	DQ5	DQ2
2J	0	VREFB2JNO	IO			HPS_DDR		LVDS2J_24p	Yes	R17	DQ23	DQ11	DQ5	DQ2
2A	47	VREFB2ANO	IO		DATA0			LVDS2A_1n	No	V7	DQ24	DQ12	DQ6	DQ3
2A	46	VREFB2ANO	IO		DATA1			LVDS2A_1p	No	V6	DQ24	DQ12	DQ6	DQ3
2A	45	VREFB2ANO	IO		DATA2			LVDS2A_2n	Yes	Y6	DQS24	DQ12	DQ6	DQ3
2A	44	VREFB2ANO	IO		DATA3			LVDS2A_2p	Yes	Y7	DQS24	DQ12	DQ6	DQ3
2A	43	VREFB2ANO	IO		DATA4			LVDS2A_3n	No	AA7	DQ24	DQ12	DQ6	DQ3
2A	42	VREFB2ANO	IO		DATA5			LVDS2A_3p	No	AA8	DQ24	DQ12	DQ6	DQ3
2A	41	VREFB2ANO	IO		DATA6			LVDS2A_4n	Yes	W8	DQS25	DQS12/CQ12	DQ6	DQ3
2A	40	VREFB2ANO	IO		DATA7			LVDS2A_4p	Yes	W7	DQS25	DQS12/CQ12	DQ6	DQ3
2A	39	VREFB2ANO	IO		DATA8			LVDS2A_5n	No	V8	DQ25	DQ12	DQ6	DQ3
2A	38	VREFB2ANO	IO		DATA9			LVDS2A_5p	No	U8	DQ25	DQ12	DQ6	DQ3
2A	37	VREFB2ANO	IO		DATA10			LVDS2A_6n	Yes	T6	DQ25	DQ12	DQS6/CQ6	DQ3
2A	36	VREFB2ANO	IO		DATA11			LVDS2A_6p	Yes	U6	DQ25	DQ12	DQS6/CQ6	DQ3
2A	35	VREFB2ANO	IO		DATA12			LVDS2A_7n	No	AB1	DQ26	DQ13	DQ6	DQ3
2A	34	VREFB2ANO	IO		DATA13			LVDS2A_7p	No	AA1	DQ26	DQ13	DQ6	DQ3
2A	33	VREFB2ANO	IO		DATA14			LVDS2A_8n	Yes	V2	DQS26	DQ13	DQ6	DQ3
2A	32	VREFB2ANO	IO		DATA15			LVDS2A_8p	Yes	W2	DQS26	DQ13	DQ6	DQ3
2A	31	VREFB2ANO	IO		DATA16			LVDS2A_9n	No	T1	DQ26	DQ13	DQ6	DQ3
2A	30	VREFB2ANO	IO		DATA17			LVDS2A_9p	No	R1	DQ26	DQ13	DQ6	DQ3
2A	29	VREFB2ANO	IO	PLL_2A_CLKOUT1n		DATA18		LVDS2A_10n	Yes	Y1	DQS27	DQS13/CQ13	DQ6	DQ3
2A	28	VREFB2ANO	IO	PLL_2A_CLKOUT1p,PLL_2A_CLKOUT1,PLL_2A_FB1		DATA19		LVDS2A_10p	Yes	Y2	DQS27	DQS13/CQ13	DQ6	DQ3
2A	27	VREFB2ANO	IO		iCEO			LVDS2A_11n	No	AA5	DQ27	DQ13	DQ6	DQ3
2A	26	VREFB2ANO	IO	RZQ_2A		DATA20		LVDS2A_11p	No	AA3	DQ27	DQ13	DQ6	DQ3
2A	25	VREFB2ANO	IO	CLK_2A_1n		DATA21		LVDS2A_12n	Yes	V1	DQ27	DQ13	DQ6	DQ3
2A	24	VREFB2ANO	IO	CLK_2A_1p		DATA21		LVDS2A_12p	Yes	U1	DQ27	DQ13	DQ6	DQ3
2A	23	VREFB2ANO	IO	CLK_2A_0n		DATA22		LVDS2A_13n	No	V3	DQ28	DQ14	DQ7	DQ3
2A	22	VREFB2ANO	IO	CLK_2A_0p		DATA23		LVDS2A_13p	No	U3	DQ28	DQ14	DQ7	DQ3
2A	21	VREFB2ANO	IO			DATA24		LVDS2A_14n	Yes	AA4	DQS28	DQ14	DQ7	DQS3/CQ3
2A	20	VREFB2ANO	IO			DATA25		LVDS2A_14p	Yes	AB3	DQS28	DQ14	DQ7	DQS3/CQ3
2A	19	VREFB2ANO	IO	PLL_2A_CLKOUT0n		DATA26		LVDS2A_15n	No	W3	DQ28	DQ14	DQ7	DQ3
2A	18	VREFB2ANO	IO	PLL_2A_CLKOUT0p,PLL_2A_CLKOUT0,PLL_2A_FB0		DATA27		LVDS2A_15p	No	W4	DQ28	DQ14	DQ7	DQ3
2A	17	VREFB2ANO	IO			DATA28		LVDS2A_16n	Yes	Y5	DQS29	DQS14/CQ14	DQ7	DQ3
2A	16	VREFB2ANO	IO			DATA29		LVDS2A_16p	Yes	Y4	DQS29	DQS14/CQ14	DQ7	DQ3
2A	15	VREFB2ANO	IO			DATA30		LVDS2A_17n	No	AB4	DQ29	DQ14	DQ7	DQ3
2A	14	VREFB2ANO	IO			DATA31		LVDS2A_17p	No	AB5	DQ29	DQ14	DQ7	DQ3
2A	13	VREFB2ANO	IO		CLKUSR			LVDS2A_18n	Yes	AA6	DQ29	DQ14	DQS7/CQ7	DQ3
2A	12	VREFB2ANO	IO		PR_READY			LVDS2A_18p	Yes	AB6	DQ29	DQ14	DQS7/CQ7	DQ3
2A	11	VREFB2ANO	IO		PR_STB0			LVDS2A_19n	No	AB9	DQ30	DQ15	DQ7	DQ3
2A	10	VREFB2ANO	IO		nPERSTL0			LVDS2A_19p	No	AB8	DQ30	DQ15	DQ7	DQ3
2A	9	VREFB2ANO	IO		PR_DONE			LVDS2A_20n	Yes	Y9	DQS30	DQ15	DQ7	DQ3
2A	8	VREFB2ANO	IO					LVDS2A_20p	Yes	AA9	DQS30	DQ15	DQ7	DQ3
2A	7	VREFB2ANO	IO		PR_ERROR			LVDS2A_21n	No	V11	DQ30	DQ15	DQ7	DQ3
2A	6	VREFB2ANO	IO					LVDS2A_21p	No	U10	DQ30	DQ15	DQ7	DQ3
2A	5	VREFB2ANO	IO		CyP_CONFDONE			LVDS2A_22n	Yes	T12	DQS31	DQS15/CQ15	DQ7	DQ3
2A	4	VREFB2ANO	IO					LVDS2A_22p	Yes	U11	DQS31	DQS15/CQ15	DQ7	DQ3
2A	3	VREFB2ANO	IO		INIT_DONE			LVDS2A_23n	No	R10	DQ31	DQ15	DQ7	DQ3
2A	2	VREFB2ANO	IO		DEV_OE			LVDS2A_23p	No	T11	DQ31	DQ15	DQ7	DQ3
2A	1	VREFB2ANO	IO		CRC_ERROR			LVDS2A_24n	Yes	V10	DQ31	DQ15	DQ7	DQ3
2A	0	VREFB2ANO	IO		DEV_CLRn			LVDS2A_24p	Yes	W9	DQ31	DQ15	DQ7	DQ3
3B	23	VREFB3BNO	IO	CLK_3B_0n				LVDS3B_13n	No	J2	DQ52	DQ26	DQ13	DQ6
3B	22	VREFB3BNO	IO	CLK_3B_0p				LVDS3B_13p	No	K1	DQ52	DQ26	DQ13	DQ6
3B	19	VREFB3BNO	IO	PLL_3B_CLKOUT0n				LVDS3B_15n	No	G1	DQ52	DQ26	DQ13	DQ6
3B	18	VREFB3BNO	IO	PLL_3B_CLKOUT0p,PLL_3B_CLKOUT0,PLL_3B_FB0				LVDS3B_15p	No	H1	DQ52	DQ26	DQ13	DQ6
CSS			GND											
CSS			TDO											
CSS			TMS											
CSS			TRST											

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
CSS			nCE		nCE					R5				
CSS			nCS00		nCS00					W5				
CSS			nCS01		nCS01					N1				
CSS			nCS02		nCS02					L2				
CSS			AS_DATA0,ASDO		AS_DATA0,ASDO					R2				
CSS			AS_DATA1		AS_DATA1					N2				
CSS			AS_DATA2		AS_DATA2					P2				
CSS			AS_DATA3		AS_DATA3					V5				
CSS			DCLK		DCLK					T2				
HPS			HPS_CLK1			HPS_CLK1				K5				
HPS			HPS_nPOR			HPS_nPOR				J7				
HPS			HPS_nRST			HPS_nRST				K7				
HPS			GPIO2_I00,NAND_ADO0,SDMMC_DATA0,QSPI_CLK			HPS_DEDICATED_4				G4				
HPS			GPIO2_I01,NAND_ADO1,SDMMC_CMD,QSPI_IO0			HPS_DEDICATED_5				J5				
HPS			GPIO2_I02,NAND_WIE,N,SDMMC_CCLK,QSPI_SS0,BOOTSEL2			BOOTSEL0/HPS_DEDICATED_6				F6				
HPS			GPIO2_I03,NAND_RE,N,SDMMC_DATA1,QSPI_IO1			HPS_DEDICATED_7				J4				
HPS			GPIO2_I04,NAND_ADO2,SDMMC_DATA2,QSPI_IO2_WPN			HPS_DEDICATED_8				K4				
HPS			GPIO2_I05,NAND_ADO3,SDMMC_DATA3,QSPI_IO3_HOLD			HPS_DEDICATED_9				J3				
HPS			GPIO2_I06,NAND_CLE,SDMMC_PWR_ENA,SPIM0_SS1,N,SPIS0_MISO,BOOTSEL1			BOOTSEL1/HPS_DEDICATED_10				H5				
HPS			GPIO2_I07,NAND_ALE,QSPI_SS1,SPIM0_CLK,BOOTSEL0			BOOTSEL0/HPS_DEDICATED_11				G8				
HPS			GPIO2_I08,NAND_RB,UART1_TX,SDMMC_DATA4,SPIM0_MOSI,EMAC1_MDIO,I2C_EMAC1_SDA			HPS_DEDICATED_12				H7				
HPS			GPIO2_I09,NAND_CE,N,UART1_RTS,N,SDMMC_DATA5,SPIM0_MISO,EMAC1_MDC,I2C_EMAC1_SCL			HPS_DEDICATED_13				H3				
HPS			GPIO2_I010,NAND_ADQ4,UART1_CTS,N,SDMMC_DATA6,SPIM0_SS0,N,EMAC2_MDIO,I2C_EMAC2_SDA			HPS_DEDICATED_14				G5				
HPS			GPIO2_I011,NAND_ADQ5,UART1_RX,SDMMC_DATA7,SPIS0_CLK,EMAC2_MDC,I2C_EMAC2_SCL			HPS_DEDICATED_15				H6				
HPS			GPIO2_I012,NAND_ADQ6,UART1_TX,QSPI_SS2,SPIS0_MOSI,EMAC0_MDIO,I2C_EMAC0_SDA			HPS_DEDICATED_16				H8				
HPS			GPIO2_I013,NAND_ADQ7,UART1_RX,QSPI_SS3,SPIS0_SS0,N,EMAC0_MDC,I2C_EMAC0_SCL			HPS_DEDICATED_17				G6				
			ADCGND							F4				
			GND							A14				
			GND							A18				
			GND							A21				
			GND							A4				
			GND							A9				
			GND							AA10				
			GND							AA15				
			GND							AA18				
			GND							AA19				
			GND							AA20				
			GND							AA5				
			GND							AB12				
			GND							AB2				
			GND							AB20				
			GND							AB21				
			GND							AB22				
			GND							AB7				
			GND							B12				
			GND							B17				
			GND							B18				
			GND							B19				
			GND							B2				
			GND							B20				
			GND							B21				
			GND							B22				
			GND							B7				
			GND							C14				
			GND							C20				
			GND							C4				
			GND							D1				
			GND							D18				
			GND							D20				
			GND							D21				
			GND							D22				
			GND							D6				
			GND							E13				
			GND							E20				
			GND							E3				
			GND							E8				
			GND							F20				
			GND							F21				
			GND							F22				
			GND							F5				
			GND							G12				
			GND							G17				
			GND							G2				
			GND							G20				
			GND							G7				
			GND							H18				
			GND							H19				
			GND							H20				
			GND							H21				
			GND							H22				
			GND							H4				
			GND							H9				
			GND							J11				
			GND							J16				
			GND							J18				
			GND							J6				
			GND							K13				
			GND							K18				
			GND							K21				
			GND							K22				
			GND							K8				
			GND							L10				
			GND							L15				
			GND							L18				
			GND							L20				
			GND							L5				
			GND							M12				
			GND							M18				
			GND							M2				
			GND							M21				
			GND							M22				
			GND							M7				
			GND							N14				
			GND							N18				
			GND							N4				
			GND							N9				
			GND							P1				
			GND							P11				
			GND							P16				
			GND							P18				
			GND							P19				
			GND							P20				
			GND							P21				
			GND							P22				
			GND							P6				
			GND							R13				
			GND							R20				
			GND							R3				
			GND							R8				

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			GND							T10				
			GND							T20				
			GND							T21				
			GND							T22				
			GND							T5				
			GND							U17				
			GND							U2				
			GND							U20				
			GND							U7				
			GND							V20				
			GND							V21				
			GND							V22				
			GND							V4				
			GND							W1				
			GND							W11				
			GND							W16				
			GND							W18				
			GND							W19				
			GND							W20				
			GND							Y13				
			GND							Y18				
			GND							Y21				
			GND							Y22				
			GND							Y3				
			GNDSENSE							M9				
			VCC							J12				
			VCC							J13				
			VCC							K15				
			VCC							K16				
			VCC							K6				
			VCC							L11				
			VCC							L12				
			VCC							L13				
			VCC							L14				
			VCC							L16				
			VCC							L6				
			VCC							L7				
			VCC							L8				
			VCC							L9				
			VCC							M10				
			VCC							M14				
			VCC							M15				
			VCC							M16				
			VCC							M6				
			VCC							N10				
			VCC							N11				
			VCC							N12				
			VCC							N13				
			VCC							N16				
			VCC							N6				
			VCC							N7				
			VCC							P10				
			VCC							P13				
			VCC							P15				
			VCC							P7				
			VCC							P8				
			VCC							P9				
			VCC							R11				
			VCC							R12				
			VCC							R15				
			VCC							R16				
			VCC							R6				
			VCC							R7				
			VCCPT							J14				
			VCCPT							J8				
			VCCPT							R14				
			VCCPT							R9				
			DNU							AB17				
			DNU							AB18				
			DNU							R4				
			DNU							T4				
			DNU							P4				
			VCCPGM							T9				
			VCCPGM							U9				
			TEMPDIODEn							E4				
			TEMPDIODEp							E5				
			VCCBAT							T8				
			VCCA_PLL							M11				
			VCCA_PLL							M13				
			VCCIO2A							V9				
			VCCIO2A							W6				
			VCCIO2A							Y8				
			VCCIO2J							T15				
			VCCIO2J							U12				
			VCCIO2J							V14				
			VCCIO2K							D16				
			VCCIO2K							F15				
			VCCIO2K							H14				
			VCCIO2L							C9				
			VCCIO2L							D11				
			VCCIO2L							F10				
			VCCIO3B							J1				
			VCCIO3B							K2				
			VCCIO3B							K3				
			VCCIOREF_HPS							G10				
			VCCIO_HPS							G9				
2A		VREFB2AN0	VREFB2AN0							T7				
2J		VREFB2JN0	VREFB2JN0							T13				
2K		VREFB2KN0	VREFB2KN0							J15				
2L		VREFB2LN0	VREFB2LN0							F12				
3B		VREFB3BN0	VREFB3BN0							H2				
			VREFN_ADC							F3				
			VREFP_ADC							G3				
			VCCCH_GXBL							L19				
			VCCCR_GXBL1C							J19				
			VCCCR_GXBL1C							J20				
			VCCT_GXBL1C							N19				
			VCCT_GXBL1C							N20				
			RREF_BL							AB19				
			RREF_TL							A22				
			VCCERAM							N15				
			VCCERAM							N8				
			VCCLSENSE							M8				
			VCCL_HPS							J10				
			VCCL_HPS							J9				
			VCCL_HPS							K10				
			VCCL_HPS							K11				
			VCCL_HPS							K9				
			VCCP							K12				

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			VCCP							K14				
			VCCP							P12				
			VCCP							P14				
			VCCPLL_HPS							H10				
			VSIGN_0							D5				
			VSIGN_1							F7				
			VSIGP_0							D4				
			VSIGP_1							E6				

Notes:

- (1) For more information about pin definition and pin connection guidelines, refer to the [Arria 10 GT, GX, and SX Device Family Pin Connection Guidelines](#).
- (2) For more information about the external memory interface schemes of the pins with indices, refer to the [Arria10EMIF.xls](#).
- (3) For more information about the Hard Processor System functions of the corresponding pins, refer to the [Arria10HPS.xls](#).

Bank Number	Index within IO Bank (Z)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (Z)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F27	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
1D			REFCLK_G0BL1D_C0F0							L21				
1D			REFCLK_G0BL1D_C0F1							L21				
1D			REFCLK_G0BL1D_C0F2							L21				
1D			REFCLK_G0BL1D_C0F3							L21				
1D			REFCLK_G0BL1D_C0F4							L21				
1D			REFCLK_G0BL1D_C0F5							L21				
1D			REFCLK_G0BL1D_C0F6							L21				
1D			REFCLK_G0BL1D_C0F7							L21				
1D			REFCLK_G0BL1D_C0F8							L21				
1D			REFCLK_G0BL1D_C0F9							L21				
1D			REFCLK_G0BL1D_C0F10							L21				
1D			REFCLK_G0BL1D_C0F11							L21				
1D			REFCLK_G0BL1D_C0F12							L21				
1D			REFCLK_G0BL1D_C0F13							L21				
1D			REFCLK_G0BL1D_C0F14							L21				
1D			REFCLK_G0BL1D_C0F15							L21				
1D			REFCLK_G0BL1D_C0F16							L21				
1D			REFCLK_G0BL1D_C0F17							L21				
1D			REFCLK_G0BL1D_C0F18							L21				
1D			REFCLK_G0BL1D_C0F19							L21				
1D			REFCLK_G0BL1D_C0F20							L21				
1D			REFCLK_G0BL1D_C0F21							L21				
1D			REFCLK_G0BL1D_C0F22							L21				
1D			REFCLK_G0BL1D_C0F23							L21				
1D			REFCLK_G0BL1D_C0F24							L21				
1D			REFCLK_G0BL1D_C0F25							L21				
1D			REFCLK_G0BL1D_C0F26							L21				
1D			REFCLK_G0BL1D_C0F27							L21				
1D			REFCLK_G0BL1D_C0F28							L21				
1D			REFCLK_G0BL1D_C0F29							L21				
1D			REFCLK_G0BL1D_C0F30							L21				
1D			REFCLK_G0BL1D_C0F31							L21				
1D			REFCLK_G0BL1D_C0F32							L21				
1D			REFCLK_G0BL1D_C0F33							L21				
1D			REFCLK_G0BL1D_C0F34							L21				
1D			REFCLK_G0BL1D_C0F35							L21				
1D			REFCLK_G0BL1D_C0F36							L21				
1D			REFCLK_G0BL1D_C0F37							L21				
1D			REFCLK_G0BL1D_C0F38							L21				
1D			REFCLK_G0BL1D_C0F39							L21				
1D			REFCLK_G0BL1D_C0F40							L21				
1D			REFCLK_G0BL1D_C0F41							L21				
1D			REFCLK_G0BL1D_C0F42							L21				
1D			REFCLK_G0BL1D_C0F43							L21				
1D			REFCLK_G0BL1D_C0F44							L21				
1D			REFCLK_G0BL1D_C0F45							L21				
1D			REFCLK_G0BL1D_C0F46							L21				
1D			REFCLK_G0BL1D_C0F47							L21				
1D			REFCLK_G0BL1D_C0F48							L21				
1D			REFCLK_G0BL1D_C0F49							L21				
1D			REFCLK_G0BL1D_C0F50							L21				
1D			REFCLK_G0BL1D_C0F51							L21				
1D			REFCLK_G0BL1D_C0F52							L21				
1D			REFCLK_G0BL1D_C0F53							L21				
1D			REFCLK_G0BL1D_C0F54							L21				
1D			REFCLK_G0BL1D_C0F55							L21				
1D			REFCLK_G0BL1D_C0F56							L21				
1D			REFCLK_G0BL1D_C0F57							L21				
1D			REFCLK_G0BL1D_C0F58							L21				
1D			REFCLK_G0BL1D_C0F59							L21				
1D			REFCLK_G0BL1D_C0F60							L21				
1D			REFCLK_G0BL1D_C0F61							L21				
1D			REFCLK_G0BL1D_C0F62							L21				
1D			REFCLK_G0BL1D_C0F63							L21				
1D			REFCLK_G0BL1D_C0F64							L21				
1D			REFCLK_G0BL1D_C0F65							L21				
1D			REFCLK_G0BL1D_C0F66							L21				
1D			REFCLK_G0BL1D_C0F67							L21				
1D			REFCLK_G0BL1D_C0F68							L21				
1D			REFCLK_G0BL1D_C0F69							L21				
1D			REFCLK_G0BL1D_C0F70							L21				
1D			REFCLK_G0BL1D_C0F71							L21				
1D			REFCLK_G0BL1D_C0F72							L21				
1D			REFCLK_G0BL1D_C0F73							L21				
1D			REFCLK_G0BL1D_C0F74							L21				
1D			REFCLK_G0BL1D_C0F75							L21				
1D			REFCLK_G0BL1D_C0F76							L21				
1D			REFCLK_G0BL1D_C0F77							L21				
1D			REFCLK_G0BL1D_C0F78							L21				
1D			REFCLK_G0BL1D_C0F79							L21				
1D			REFCLK_G0BL1D_C0F80							L21				
1D			REFCLK_G0BL1D_C0F81							L21				
1D			REFCLK_G0BL1D_C0F82							L21				
1D			REFCLK_G0BL1D_C0F83							L21				
1D			REFCLK_G0BL1D_C0F84							L21				
1D			REFCLK_G0BL1D_C0F85							L21				
1D			REFCLK_G0BL1D_C0F86							L21				
1D			REFCLK_G0BL1D_C0F87							L21				
1D			REFCLK_G0BL1D_C0F88							L21				
1D			REFCLK_G0BL1D_C0F89							L21				
1D			REFCLK_G0BL1D_C0F90							L21				
1D			REFCLK_G0BL1D_C0F91							L21				
1D			REFCLK_G0BL1D_C0F92							L21				
1D			REFCLK_G0BL1D_C0F93							L21				
1D			REFCLK_G0BL1D_C0F94							L21				
1D			REFCLK_G0BL1D_C0F95							L21				
1D			REFCLK_G0BL1D_C0F96							L21				
1D			REFCLK_G0BL1D_C0F97							L21				
1D			REFCLK_G0BL1D_C0F98							L21				
1D			REFCLK_G0BL1D_C0F99							L21				
1D			REFCLK_G0BL1D_C0F100							L21				
1D			REFCLK_G0BL1D_C0F101							L21				
1D			REFCLK_G0BL1D_C0F102							L21				
1D			REFCLK_G0BL1D_C0F103							L21				
1D			REFCLK_G0BL1D_C0F104							L21				
1D			REFCLK_G0BL1D_C0F105							L21				
1D			REFCLK_G0BL1D_C0F106							L21				
1D			REFCLK_G0BL1D_C0F107							L21				
1D			REFCLK_G0BL1D_C0F108							L21				
1D			REFCLK_G0BL1D_C0F109							L21				
1D			REFCLK_G0BL1D_C0F110							L21				
1D			REFCLK_G0BL1D_C0F111							L21				
1D			REFCLK_G0BL1D_C0F112							L21				
1D			REFCLK_G0BL1D_C0F113							L21				
1D			REFCLK_G0BL1D_C0F114							L21				
1D			REFCLK_G0BL1D_C0F115							L21				
1D			REFCLK_G0BL1D_C0F116							L21				
1D			REFCLK_G0BL1D_C0F117							L21				
1D			REFCLK_G0BL1D_C0F118							L21				
1D			REFCLK_G0BL1D_C0F119							L21				
1D			REFCLK_G0BL1D_C0F120							L21				
1D			REFCLK_G0BL1D_C0F121							L21				
1D			REFCLK_G0BL1D_C0F122							L21				
1D			REFCLK_G0BL1D_C0F123							L21				
1D			REFCLK_G0BL1D_C0F124							L21				
1D			REFCLK_G0BL1D_C0F125							L21				
1D			REFCLK_G0BL1D_C0F126							L21				
1D			REFCLK_G0BL1D_C0F127							L21				
1D			REFCLK_G0BL1D_C0F128							L21				
1D			REFCLK_G0BL1D_C0F129							L21				
1D			REFCLK_G0BL1D_C0F130							L21				
1D			REFCLK_G0BL1D_C0F131							L21				
1D			REFCLK_G0BL1D_C0F132							L21				
1D			REFCLK_G0BL1D_C0F133							L21				
1D			REFCLK_G0BL1D_C0F134							L21				
1D			REFCLK_G0BL1D_C0F135							L21				
1D			REFCLK_G0BL1D_C0F136							L21				
1D			REFCLK_G0BL1D_C0F137							L21				
1D			REFCLK_G0BL1D_C0F138							L21				
1D			REFCLK_G0BL1D_C0F139							L21				
1D			REFCLK_G0BL1D_C0F140							L21				
1D			REFCLK_G0BL1D_C0F141							L21				
1D			REFCLK_G0BL1D_C0F142							L21				

Bank Number	Index within IO Bank (Z)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	SDR CDR Support	F27	DQS for X4	DQS for X8	DQS for X16	DQS for X32	Note (1)
2J	21	VREFBZND	IO			HPS_DDR		LVDSJ_14n	Yes	AB15	DQS-20	DQ10	DQ6	DQS0/CQ2	
2J	20	VREFBZND	IO			HPS_DDR		LVDSJ_14p	Yes	AC15	DQS-20	DQ10	DQ6	DQS0/CQ2	
2J	19	VREFBZND	IO		PLL_2J_CLKOUT0	HPS_DDR		LVDSJ_15n	No	AD17	DQS-21	DQ10	DQ6	DQS0/CQ2	
2J	18	VREFBZND	IO		PLL_2J_CLKOUT0;PLL_2J_CLKOUT1;PLL_2J_FBI	HPS_DDR		LVDSJ_15p	No	AF18	DQS-21	DQ10	DQ6	DQS0/CQ2	
2J	17	VREFBZND	IO			HPS_DDR		LVDSJ_16n	Yes	AD17	DQS-21	DQ6+10/CQ10	DQ6	DQ2	
2J	16	VREFBZND	IO			HPS_DDR		LVDSJ_16p	Yes	AE17	DQS-21	DQ6+10/CQ10	DQ6	DQ2	
2J	15	VREFBZND	IO			HPS_DDR		LVDSJ_17n	No	AC16	DQ21	DQ10	DQ6	DQ2	
2J	14	VREFBZND	IO			HPS_DDR		LVDSJ_17p	No	AC17	DQ21	DQ10	DQ6	DQ2	
2J	13	VREFBZND	IO			HPS_DDR		LVDSJ_18n	Yes	AE16	DQ21	DQ10	DQ6	DQS0/CQ2	
2J	12	VREFBZND	IO			HPS_DDR		LVDSJ_18p	Yes	AF16	DQ21	DQ10	DQ6	DQS0/CQ2	
2J	11	VREFBZND	IO			HPS_DDR		LVDSJ_19n	No	AE10	DQ22	DQ11	DQ6	DQ2	
2J	10	VREFBZND	IO			HPS_DDR		LVDSJ_19p	No	AF9	DQ22	DQ11	DQ6	DQ2	
2J	9	VREFBZND	IO			HPS_DDR		LVDSJ_20n	Yes	AF12	DQS-22	DQ11	DQ6	DQ2	
2J	8	VREFBZND	IO			HPS_DDR		LVDSJ_20p	Yes	AF11	DQS-22	DQ11	DQ6	DQ2	
2J	7	VREFBZND	IO			HPS_DDR		LVDSJ_21n	No	AE15	DQ22	DQ11	DQ6	DQ2	
2J	6	VREFBZND	IO			HPS_DDR		LVDSJ_21p	No	AF14	DQ22	DQ11	DQ6	DQ2	
2J	5	VREFBZND	IO			HPS_DDR		LVDSJ_22n	Yes	AD15	DQS-23	DQS11/CQ11	DQ6	DQ2	
2J	4	VREFBZND	IO			HPS_DDR		LVDSJ_22p	Yes	AD14	DQS-23	DQS11/CQ11	DQ6	DQ2	
2J	3	VREFBZND	IO			HPS_DDR		LVDSJ_23n	No	AE12	DQ23	DQ11	DQ6	DQ2	
2J	2	VREFBZND	IO			HPS_DDR		LVDSJ_23p	No	AE11	DQ23	DQ11	DQ6	DQ2	
2J	1	VREFBZND	IO			HPS_DDR		LVDSJ_24n	Yes	AF13	DQ23	DQ11	DQ6	DQ2	
2J	0	VREFBZND	IO			HPS_DDR		LVDSJ_24p	Yes	AF14	DQ23	DQ11	DQ6	DQ2	
2A	47	VREFBZAND	IO					LVDS2A_1n	No	AE5	DQ24	DQ12	DQ6	DQ2	
2A	46	VREFBZAND	IO					LVDS2A_1p	No	AE4	DQ24	DQ12	DQ6	DQ2	
2A	45	VREFBZAND	IO					LVDS2A_2n	Yes	AD9	DQS-24	DQ12	DQ6	DQ2	
2A	44	VREFBZAND	IO					LVDS2A_2p	Yes	AD9	DQS-24	DQ12	DQ6	DQ2	
2A	43	VREFBZAND	IO					LVDS2A_3n	No	AD7	DQ24	DQ12	DQ6	DQ2	
2A	42	VREFBZAND	IO					LVDS2A_3p	No	AE7	DQ24	DQ12	DQ6	DQ2	
2A	41	VREFBZAND	IO					LVDS2A_4n	Yes	AD4	DQS-25	DQS12/CQ12	DQ6	DQ2	
2A	40	VREFBZAND	IO					LVDS2A_4p	Yes	AF3	DQS-25	DQS12/CQ12	DQ6	DQ2	
2A	39	VREFBZAND	IO					LVDS2A_5n	No	AD5	DQ25	DQ12	DQ6	DQ2	
2A	38	VREFBZAND	IO					LVDS2A_5p	No	AF6	DQ25	DQ12	DQ6	DQ2	
2A	37	VREFBZAND	IO					LVDS2A_6n	Yes	AF8	DQS-26	DQ12	DQS0/CQ6	DQ2	
2A	36	VREFBZAND	IO					LVDS2A_6p	Yes	AF7	DQS-26	DQ12	DQS0/CQ6	DQ2	
2A	35	VREFBZAND	IO					LVDS2A_7n	No	AC8	DQ26	DQ13	DQ6	DQ2	
2A	34	VREFBZAND	IO					LVDS2A_7p	No	AD8	DQ26	DQ13	DQ6	DQ2	
2A	33	VREFBZAND	IO					LVDS2A_8n	Yes	AC10	DQS-26	DQ13	DQ6	DQ2	
2A	32	VREFBZAND	IO					LVDS2A_8p	Yes	AD10	DQS-26	DQ13	DQ6	DQ2	
2A	31	VREFBZAND	IO					LVDS2A_9n	No	AE6	DQ26	DQ13	DQ6	DQ2	
2A	30	VREFBZAND	IO					LVDS2A_9p	No	AE5	DQ26	DQ13	DQ6	DQ2	
2A	29	VREFBZAND	IO		PLL_2A_CLKOUT1n			LVDS2A_10n	Yes	AC7	DQS-27	DQS13/CQ13	DQ6	DQ2	
2A	28	VREFBZAND	IO		PLL_2A_CLKOUT1p;PLL_2A_CLKOUT1;PLL_2A_FBI			LVDS2A_10p	Yes	AD6	DQS-27	DQS13/CQ13	DQ6	DQ2	
2A	27	VREFBZAND	IO					LVDS2A_11n	No	AB10	DQ27	DQ13	DQ6	DQ2	
2A	26	VREFBZAND	IO					LVDS2A_11p	No	AB9	DQ27	DQ13	DQ6	DQ2	
2A	25	VREFBZAND	IO					LVDS2A_12n	Yes	AC5	DQS-27	DQ13	DQ6	DQ2	
2A	24	VREFBZAND	IO					LVDS2A_12p	Yes	AD5	DQS-27	DQ13	DQ6	DQ2	
2A	23	VREFBZAND	IO					LVDS2A_13n	No	Y14	DQ28	DQ14	DQ7	DQ2	
2A	22	VREFBZAND	IO					LVDS2A_13p	No	AA14	DQ28	DQ14	DQ7	DQ2	
2A	21	VREFBZAND	IO					LVDS2A_14n	Yes	AD13	DQS-28	DQ14	DQ7	DQS0/CQ3	
2A	20	VREFBZAND	IO					LVDS2A_14p	Yes	AD12	DQS-28	DQ14	DQ7	DQS0/CQ3	
2A	19	VREFBZAND	IO					LVDS2A_15n	No	W15	DQ28	DQ14	DQ7	DQ2	
2A	18	VREFBZAND	IO		PLL_2A_CLKOUT0			LVDS2A_15p	No	Y15	DQ28	DQ14	DQ7	DQ2	
2A	17	VREFBZAND	IO		PLL_2A_CLKOUT0;PLL_2A_CLKOUT0;PLL_2A_FBI			LVDS2A_16n	Yes	AD14	DQS-29	DQS14/CQ14	DQ7	DQ2	
2A	16	VREFBZAND	IO					LVDS2A_16p	Yes	AD13	DQS-29	DQS14/CQ14	DQ7	DQ2	
2A	15	VREFBZAND	IO					LVDS2A_17n	No	AB11	DQ29	DQ14	DQ7	DQ2	
2A	14	VREFBZAND	IO					LVDS2A_17p	No	AE11	DQ29	DQ14	DQ7	DQ2	
2A	13	VREFBZAND	IO					LVDS2A_18n	Yes	AC13	DQ29	DQ14	DQ7	DQS0/CQ7	
2A	12	VREFBZAND	IO					LVDS2A_18p	Yes	AC12	DQ29	DQ14	DQ7	DQS0/CQ7	
2A	11	VREFBZAND	IO					LVDS2A_19n	No	AA9	DQ30	DQ15	DQ7	DQ2	
2A	10	VREFBZAND	IO					LVDS2A_19p	No	AB8	DQ30	DQ15	DQ7	DQ2	
2A	9	VREFBZAND	IO					LVDS2A_20n	Yes	W9	DQS-30	DQ15	DQ7	DQ2	
2A	8	VREFBZAND	IO					LVDS2A_20p	Yes	W8	DQS-30	DQ15	DQ7	DQ2	
2A	7	VREFBZAND	IO					LVDS2A_21n	No	AA13	DQ30	DQ15	DQ7	DQ2	
2A	6	VREFBZAND	IO					LVDS2A_21p	No	AA12	DQ30	DQ15	DQ7	DQ2	
2A	5	VREFBZAND	IO					LVDS2A_22n	Yes	AA9	DQS-31	DQS15/CQ15	DQ7	DQ2	
2A	4	VREFBZAND	IO					LVDS2A_22p	Yes	AA7	DQS-31	DQS15/CQ15	DQ7	DQ2	
2A	3	VREFBZAND	IO					LVDS2A_23n	No	DQ31	DQ31	DQ15	DQ7	DQ2	
2A	2	VREFBZAND	IO					LVDS2A_23p	No	Y9	DQ31	DQ15	DQ7	DQ2	
2A	1	VREFBZAND	IO					LVDS2A_24n	Yes	AA11	DQ31	DQ15	DQ7	DQ2	
2A	0	VREFBZAND	IO					LVDS2A_24p	Yes	Y10	DQ31	DQ15	DQ7	DQ2	
3A	47	VREFBZAND	IO					LVDS3A_1n	No	K4	DQ36	DQ28	DQ14	DQ7	
3A	46	VREFBZAND	IO					LVDS3A_1p	No	J4	DQ36	DQ28	DQ14	DQ7	
3A	45	VREFBZAND	IO					LVDS3A_2n	Yes	HE	DQS-36	DQ28	DQ14	DQ7	
3A	44	VREFBZAND	IO					LVDS3A_2p	Yes	HE	DQS-36	DQ28	DQ14	DQ7	
3A	43	VREFBZAND	IO					LVDS3A_3n	No	MS	DQ36	DQ28	DQ14	DQ7	
3A	42	VREFBZAND	IO					LVDS3A_3p	No	JF	DQ36	DQ28	DQ14	DQ7	
3A	41	VREFBZAND	IO					LVDS3A_4n	Yes	MA	DQS-37	DQS16/CQ16	DQ14	DQ7	
3A	40	VREFBZAND	IO					LVDS3A_4p	Yes	LA	DQS-37	DQS16/CQ16	DQ14	DQ7	
3A	39	VREFBZAND	IO					LVDS3A_5n	No	IG	DQ37	DQ29	DQ14	DQ7	
3A	38	VREFBZAND	IO					LVDS3A_5p	No	IG	DQ37	DQ29	DQ14	DQ7	
3A	37	VREFBZAND	IO					LVDS3A_6n	Yes	NE	DQS-38	DQS16/CQ16	DQ14	DQ7	
3A	36	VREFBZAND	IO					LVDS3A_6p	Yes	NE	DQS-38	DQS16/CQ16	DQ14	DQ7	
3A	35	VREFBZAND	IO					LVDS3A_7n	No	J3	DQ38	DQ29	DQ14	DQ7	
3A	34	VREFBZAND	IO					LVDS3A_7p	No	HE	DQ38	DQ29	DQ14	DQ7	
3A	33	VREFBZAND	IO					LVDS3A_8n	Yes	IC	DQS-38	DQ29	DQ14	DQ7	
3A	32	VREFBZAND	IO					LVDS3A_8p	Yes	J2	DQS-38	DQ29	DQ14	DQ7	
3A	31	VREFBZAND	IO					LVDS3A_9n	No	DQ39	DQ39	DQ14	DQ7		
3A	30	VREFBZAND	IO					LVDS3A_9p	No	G1	DQ39	DQ14	DQ7		
3A	29	VREFBZAND	IO		PLL_3A_CLKOUT1n			LVDS3A_10n	Yes	LA	DQS-39	DQS16/CQ16	DQ14	DQ7	
3A	28	VREFBZAND	IO		PLL_3A_CLKOUT1p;PLL_3A_CLKOUT1;PLL_3A_FBI			LVDS3A_10p	Yes	LA	DQS-39	DQS16/CQ16	DQ14	DQ7	
3A	27	VREFBZAND	IO					LVDS3A_11n	No	M1	DQ39	DQ29	DQ14	DQ7	
3A	26	VREFBZAND	IO					LVDS3A_11p	No	L1	DQ39	DQ29	DQ14	DQ7	
3A	25														

Bank Number	Index within IO Bank (Z)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (J)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F27	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			GND							AC14				
			GND							AC19				
			GND							AC22				
			GND							AC23				
			GND							AC24				
			GND							AC4				
			GND							AC9				
			GND							AD1				
			GND							AD11				
			GND							AD16				
			GND							AD21				
			GND							AD22				
			GND							AD25				
			GND							AD26				
			GND							AD6				
			GND							AE13				
			GND							AE18				
			GND							AE20				
			GND							AE21				
			GND							AE22				
			GND							AE23				
			GND							AE24				
			GND							AE3				
			GND							AE8				
			GND							AF10				
			GND							AF16				
			GND							AF20				
			GND							AF24				
			GND							AF25				
			GND							AF5				
			GND							B13				
			GND							B17				
			GND							B2				
			GND							B20				
			GND							B21				
			GND							B22				
			GND							B25				
			GND							B28				
			GND							B7				
			GND							C14				
			GND							C19				
			GND							C22				
			GND							C23				
			GND							C24				
			GND							C4				
			GND							D1				
			GND							D21				
			GND							D22				
			GND							D25				
			GND							D26				
			GND							D6				
			GND							E13				
			GND							F22				
			GND							E23				
			GND							E24				
			GND							E3				
			GND							F10				
			GND							F20				
			GND							F22				
			GND							F25				
			GND							F26				
			GND							F5				
			GND							G12				
			GND							G17				
			GND							G2				
			GND							G21				
			GND							G22				
			GND							G23				
			GND							G24				
			GND							G7				
			GND							H14				
			GND							H19				
			GND							H22				
			GND							H25				
			GND							H26				
			GND							H4				
			GND							H9				
			GND							J1				
			GND							J11				
			GND							J16				
			GND							J20				
			GND							J21				
			GND							J22				
			GND							J23				
			GND							J24				
			GND							J6				
			GND							K13				
			GND							K18				
			GND							K25				
			GND							K26				
			GND							K3				
			GND							K6				
			GND							L10				
			GND							L15				
			GND							L20				
			GND							L23				
			GND							L24				
			GND							L5				
			GND							M12				
			GND							M17				
			GND							M2				
			GND							M20				
			GND							M25				
			GND							M26				
			GND							M7				
			GND							N14				
			GND							N19				
			GND							N20				
			GND							N23				
			GND							N24				
			GND							N4				
			GND							N9				
			GND							P1				
			GND							P11				
			GND							P16				
			GND							P25				
			GND							P26				
			GND							P6				
			GND							R13				
			GND							R18				
			GND							R20				
			GND							R23				
			GND							R24				
			GND							R8				
			GND							T10				
			GND							T15				
			GND							T20				
			GND							T25				
			GND							T26				
			GND							T27				
			GND							U22				
			GND							U27				
			GND							U28				
			GND							U29				
			GND							U34				
			GND							U7				
			GND							V14				
			GND							V19				
			GND							V20				
			GND							V21				
			GND							V22				
			GND							V25				
			GND							V26				
			GND							V4				
			GND							V9				
			GND							W11				
			GND							W21				
			GND							W22				
			GND							W23				
			GND							W24				
			GND							W6				
			GND							Y22				
			GND							Y25				
			GND							Y26				
			GND							Y3				
			GND							Y8				
			GNDSENSE							R10				
			VCC							K10				
			VCC							K15				
			VCC							K16				
			VCC							K17				
			VCC							M0				
			VCC							L13				
			VCC							L14				
			VCC							L17				
			VCC							L8				
			VCC							L9				
			VCC							M10				
			VCC							M13				
			VCC							M14				
			VCC							M16				
			VCC							M8				
			VCC							N10				
			VCC							N12				
			VCC							N15				

Bank Number	Index within IO Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F27	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			VCC							N8				
			VCC							N9				
			VCC							P12				
			VCC							P13				
			VCC							P14				
			VCC							P17				
			VCC							P18				
			VCC							P8				
			VCC							P9				
			VCC							R14				
			VCC							R15				
			VCC							R17				
			VCC							T12				
			VCC							T13				
			VCC							T14				
			VCC							T17				
			VCC							T18				
			VCC							T8				
			VCC							T9				
			VCC							U20				
			VCC							U21				
			VCC							U23				
			VCC							U24				
			VCC							U25				
			VCC							U26				
			VCC							U28				
			VCC							U8				
			VCC							U9				
			VCCOPT							L11				
			VCCOPT							L16				
			VCCOPT							T11				
			VCCOPT							T16				
			DNJ							AF21				
			DNJ							AF22				
			DNJ							W7				
			DNJ							Y7				
			DNJ							Y8				
			VCCPDM							V11				
			WCPDM							V12				
			TEMPNODEn							J8				
			TEMPNODEp							J9				
			KCBAT							V19				
			VCCA_P1L							N21				
			VCCA_P1L							N23				
			VCCG2A							AA15				
			VCCG2A							AB12				
			VCCG2A							Y13				
			VCCG2J							AB17				
			VCCG2J							W16				
			VCCG2J							Y18				
			VCCG2K							D16				
			VCCG2K							E18				
			VCCG2K							F15				
			VCCG2L							C9				
			VCCG2L							D11				
			VCCG2L							E9				
			VCCG2A							R9				
			VCCG2A							T5				
			VCCG2A							L2				
			VCCOREF_HPS							H11				
			VCCO_HPS							J10				
2A		VREFB2AND	VREFB2AND							V15				
2J		VREFB2JND	VREFB2JND							V17				
2K		VREFB2KND	VREFB2KND							P17				
2L		VREFB2LND	VREFB2LND							E12				
3A		VREFB3AND	VREFB3AND							R8				
		VREFP_ADC	VREFP_ADC							Q8				
		VREFP_ADC	VREFP_ADC							F6				
		NC								H2				
		NC								H20				
		NC								H21				
		NC								H7				
		NC								J17				
		NC								J18				
		NC								J19				
		NC								K14				
		NC								K19				
		NC								M8				
		NC								U7				
		NC								L19				
		NC								L6				
		NC								L7				
		NC								M18				
		NC								M19				
		NC								M8				
		NC								N6				
		NC								N7				
		NC								P19				
		NC								P7				
		NC								R19				
		NC								R7				
		NC								T19				
		NC								T6				
		NC								T7				
		NC								U29				
		NC								U8				
		NC								V13				
		NC								V16				
		NC								V18				
		NC								V8				
		NC								V9				
		NC								W7				
		NC								W8				
		NC								W12				
		NC								W13				
		NC								W14				
		NC								W20				
		NC								Y11				
		NC								Y12				
		NC								K20				
		NC								P20				
		NC								T21				
		NC								T22				
		NC								M21				
		NC								M22				
		NC								P21				
		NC								P23				
		NC								K21				
		NC								K22				
		NC								AF23				
		NC								A21				
		NC								P10				
		NC								P15				
		NC								R11				
		NC								K11				
		NC								K12				
		NC								L12				
		NC								M11				
		NC								M15				
		NC								M9				
		NC								R12				
		NC								R16				
		NC								R9				
		NC								L12				
		NC								H8				
		NC								Q9				
		NC								Q8				
		NC								P9				

Notes:
(1) For more information about pin definitions and pin connection guidelines, refer to the [Arria 10 GT, GX, and SX Device Family Pin Connection Guidelines](#).
(2) For more information about the external memory interface schemes of the pins with indices, refer to the [Arria 10 EMIF](#).
(3) For more information about the Hard Processor System functions of the corresponding pins, refer to the [Arria 10 HPS](#).

Table with columns: Bank Number, Index within IO Bank (Z), VREF, Pin Name/Function, Optional Function(s), Configuration Function, HPS Function (3), Non-Dedicated Tx/Rx Channel, Dedicated Tx/Rx Channel, Soft CDR Support, F29, DQS for X4, DQS for X8/9, DQS for X16/18, DQS for X32/36. The table lists various pins and their associated functions and configurations.

Bank Number	Index within IO Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F29	DQS for X4	DQS for X8/9	DQS for X16/18	DQS for X32/36
2J	36	VREFB2J0	IO			HPS DDR		LVDS2J_0p	Yes	AH13	DQ17	DQ8	DQS4CQ4	DQ2
2J	35	VREFB2J0	IO			HPS DDR		LVDS2J_1n	No	Y21	DQ18	DQ9		DQ3
2J	34	VREFB2J0	IO			HPS DDR		LVDS2J_2p	No	AA21	DQ18	DQ9	DQ4	DQ2
2J	33	VREFB2J0	IO			HPS DDR		LVDS2J_3n	Yes	W21	DQS18	DQ9	DQ4	DQ2
2J	32	VREFB2J0	IO			HPS DDR		LVDS2J_4p	Yes	W20	DQ18	DQ9	DQ4	DQ2
2J	31	VREFB2J0	IO			HPS DDR		LVDS2J_5n	No	AB19	DQ18	DQ9	DQ4	DQ2
2J	30	VREFB2J0	IO			HPS DDR		LVDS2J_6p	No	AB18	DQ18	DQ9	DQ4	DQ2
2J	29	VREFB2J0	IO	PLL_2J_CLKOUT1n		HPS DDR		LVDS2J_7n	Yes	Y17	DQS18	DQ9	DQS8CQ8	DQ4
2J	28	VREFB2J0	IO	PLL_2J_CLKOUT1p,PLL_2J_CLKOUT1,PLL_2J_FB1		HPS DDR		LVDS2J_8p	Yes	AA17	DQ18	DQ9	DQS8CQ8	DQ4
2J	27	VREFB2J0	IO		RZQ_2J	HPS DDR		LVDS2J_11n	No	Y19	DQ19	DQ9	DQ4	DQ2
2J	26	VREFB2J0	IO		CLK_2J_1n	HPS DDR		LVDS2J_11p	No	Y20	DQ19	DQ9	DQ4	DQ2
2J	25	VREFB2J0	IO		CLK_2J_1p	HPS DDR		LVDS2J_12n	Yes	AA18	DQ19	DQ9	DQ4	DQ2
2J	24	VREFB2J0	IO		CLK_2J_1p	HPS DDR		LVDS2J_12p	Yes	AA18	DQ19	DQ9	DQ4	DQ2
2J	23	VREFB2J0	IO		CLK_2J_0n	HPS DDR		LVDS2J_13n	No	AB20	DQ20	DQ10	DQ5	DQ2
2J	22	VREFB2J0	IO		CLK_2J_0p	HPS DDR		LVDS2J_13p	No	AC20	DQ20	DQ10	DQ5	DQ2
2J	21	VREFB2J0	IO			HPS DDR		LVDS2J_14n	Yes	AW20	DQS20	DQ10	DQ5	DQS2CQ2
2J	20	VREFB2J0	IO			HPS DDR		LVDS2J_14p	Yes	AW21	DQS20	DQ10	DQ5	DQS2CQ2
2J	19	VREFB2J0	IO	PLL_2J_CLKOUT0n		HPS DDR		LVDS2J_15n	No	AB21	DQ20	DQ10	DQ5	DQ2
2J	18	VREFB2J0	IO	PLL_2J_CLKOUT0p,PLL_2J_CLKOUT0,PLL_2J_FB0		HPS DDR		LVDS2J_15p	No	AC21	DQ20	DQ10	DQ5	DQ2
2J	17	VREFB2J0	IO			HPS DDR		LVDS2J_16n	Yes	AE21	DQS21	DQS11CQ10	DQ5	DQ2
2J	16	VREFB2J0	IO			HPS DDR		LVDS2J_16p	Yes	AF21	DQS21	DQS11CQ10	DQ5	DQ2
2J	15	VREFB2J0	IO			HPS DDR		LVDS2J_17n	No	AG21	DQ21	DQ10	DQ5	DQ2
2J	14	VREFB2J0	IO			HPS DDR		LVDS2J_17p	No	AH22	DQ21	DQ10	DQ5	DQ2
2J	13	VREFB2J0	IO			HPS DDR		LVDS2J_18n	Yes	AG20	DQ21	DQ10	DQS8CQ8	DQ2
2J	12	VREFB2J0	IO			HPS DDR		LVDS2J_18p	Yes	AG19	DQ21	DQ10	DQS8CQ8	DQ2
2J	11	VREFB2J0	IO			HPS DDR		LVDS2J_19n	No	AF23	DQ22	DQ11	DQ6	DQ2
2J	10	VREFB2J0	IO			HPS DDR		LVDS2J_19p	No	AG23	DQ22	DQ11	DQ6	DQ2
2J	9	VREFB2J0	IO			HPS DDR		LVDS2J_20n	Yes	AD23	DQS22	DQ11	DQ6	DQ2
2J	8	VREFB2J0	IO			HPS DDR		LVDS2J_20p	Yes	AE23	DQS22	DQ11	DQ6	DQ2
2J	7	VREFB2J0	IO			HPS DDR		LVDS2J_21n	No	AA22	DQ22	DQ11	DQ6	DQ2
2J	6	VREFB2J0	IO	PLL_2A_CLKOUT1n		HPS DDR		LVDS2J_21p	No	AA23	DQ22	DQ11	DQ6	DQ2
2J	5	VREFB2J0	IO			HPS DDR		LVDS2J_22n	Yes	AB23	DQS23	DQS11CQ11	DQ6	DQ2
2J	4	VREFB2J0	IO			HPS DDR		LVDS2J_22p	Yes	AC23	DQS23	DQS11CQ11	DQ6	DQ2
2J	3	VREFB2J0	IO	CLK_2A_1n		HPS DDR		LVDS2J_23n	No	AD23	DQ23	DQ11	DQ6	DQ2
2J	2	VREFB2J0	IO			HPS DDR		LVDS2J_23p	No	AF22	DQ23	DQ11	DQ6	DQ2
2J	1	VREFB2J0	IO			HPS DDR		LVDS2J_24n	Yes	AC22	DQ23	DQ11	DQ6	DQ2
2A	47	VREFB2A0	IO		DATA0	HPS DDR		LVDS2A_24p	Yes	AD22	DQ23	DQ11	DQ6	DQ2
2A	46	VREFB2A0	IO		LVDS2A_1n			LVDS2A_1n	No	AE10	DQ24	DQ12	DQ6	DQ2
2A	45	VREFB2A0	IO		LVDS2A_1p			LVDS2A_1p	No	AE11	DQ24	DQ12	DQ6	DQ2
2A	44	VREFB2A0	IO		LVDS2A_2n	Yes		LVDS2A_2n	Yes	AE14	DQS24	DQ12	DQ6	DQ2
2A	43	VREFB2A0	IO		LVDS2A_2p	Yes		LVDS2A_2p	Yes	AE15	DQ24	DQ12	DQ6	DQ2
2A	42	VREFB2A0	IO		LVDS2A_3n	No		LVDS2A_3n	No	AD15	DQ24	DQ12	DQ6	DQ2
2A	41	VREFB2A0	IO		LVDS2A_3p	No		LVDS2A_3p	No	AE16	DQ24	DQ12	DQ6	DQ2
2A	40	VREFB2A0	IO		LVDS2A_4n	Yes		LVDS2A_4n	Yes	AD13	DQS25	DQS13CQ12	DQ6	DQ2
2A	39	VREFB2A0	IO		LVDS2A_4p	Yes		LVDS2A_4p	Yes	AE12	DQS25	DQS12CQ12	DQ6	DQ2
2A	38	VREFB2A0	IO		LVDS2A_5n	No		LVDS2A_5n	No	AF11	DQ25	DQ12	DQ6	DQ2
2A	37	VREFB2A0	IO		LVDS2A_5p	No		LVDS2A_5p	No	AF12	DQ25	DQ12	DQ6	DQ2
2A	36	VREFB2A0	IO		LVDS2A_6n	Yes		LVDS2A_6n	Yes	AD14	DQ25	DQ12	DQS8CQ8	DQ2
2A	35	VREFB2A0	IO		LVDS2A_6p	Yes		LVDS2A_6p	Yes	AD13	DQ25	DQ12	DQS8CQ8	DQ2
2A	34	VREFB2A0	IO		LVDS2A_7n	No		LVDS2A_7n	No	AF19	DQ26	DQ13	DQ6	DQ2
2A	33	VREFB2A0	IO		LVDS2A_7p	No		LVDS2A_7p	No	AG18	DQ26	DQ13	DQ6	DQ2
2A	32	VREFB2A0	IO		LVDS2A_8n	Yes		LVDS2A_8n	Yes	AF18	DQS26	DQ13	DQ6	DQ2
2A	31	VREFB2A0	IO		LVDS2A_8p	Yes		LVDS2A_8p	Yes	AF17	DQS26	DQ13	DQ6	DQ2
2A	30	VREFB2A0	IO		LVDS2A_9n	No		LVDS2A_9n	No	AE14	DQ26	DQ13	DQ6	DQ2
2A	29	VREFB2A0	IO		LVDS2A_9p	No		LVDS2A_9p	No	AF13	DQ26	DQ13	DQ6	DQ2
2A	28	VREFB2A0	IO	PLL_2A_CLKOUT1n		HPS DDR		LVDS2A_10n	Yes	AE20	DQS27	DQS13CQ13	DQ6	DQ2
2A	27	VREFB2A0	IO	PLL_2A_CLKOUT1p,PLL_2A_CLKOUT1,PLL_2A_FB1		HPS DDR		LVDS2A_10p	Yes	AE19	DQS27	DQS13CQ13	DQ6	DQ2
2A	26	VREFB2A0	IO		RZQ_2A			LVDS2A_11n	No	AF16	DQ27	DQ13	DQ6	DQ2
2A	25	VREFB2A0	IO		CLK_2A_1n			LVDS2A_11p	No	AG16	DQ27	DQ13	DQ6	DQ2
2A	24	VREFB2A0	IO		CLK_2A_1p			LVDS2A_12n	Yes	AG15	DQ27	DQ13	DQ6	DQ2
2A	23	VREFB2A0	IO		CLK_2A_1p			LVDS2A_12p	Yes	AG14	DQ27	DQ13	DQ6	DQ2
2A	22	VREFB2A0	IO		CLK_2A_0n			LVDS2A_13n	No	AA16	DQ28	DQ14	DQ7	DQ2
2A	21	VREFB2A0	IO		CLK_2A_0p			LVDS2A_13p	No	AB16	DQ28	DQ14	DQ7	DQ2
2A	20	VREFB2A0	IO					LVDS2A_14n	Yes	AD19	DQS28	DQ14	DQ7	DQS3CQ3
2A	19	VREFB2A0	IO					LVDS2A_14p	Yes	AD20	DQS28	DQ14	DQ7	DQS3CQ3
2A	18	VREFB2A0	IO	PLL_2A_CLKOUT0n				LVDS2A_15n	No	AC17	DQ28	DQ14	DQ7	DQ2
2A	17	VREFB2A0	IO	PLL_2A_CLKOUT0p,PLL_2A_CLKOUT0,PLL_2A_FB0				LVDS2A_15p	No	AC16	DQ28	DQ14	DQ7	DQ2
2A	16	VREFB2A0	IO					LVDS2A_16n	Yes	AC18	DQS29	DQS14CQ14	DQ7	DQ2
2A	15	VREFB2A0	IO					LVDS2A_16p	Yes	AD18	DQS29	DQS14CQ14	DQ7	DQ2
2A	14	VREFB2A0	IO					LVDS2A_17n	No	AD17	DQ29	DQ14	DQ7	DQ2
2A	13	VREFB2A0	IO					LVDS2A_17p	No	AE17	DQ29	DQ14	DQ7	DQ2
2A	12	VREFB2A0	IO					LVDS2A_18n	Yes	Y15	DQ29	DQ14	DQS8CQ8	DQ2
2A	11	VREFB2A0	IO					LVDS2A_18p	Yes	Y16	DQ29	DQ14	DQS7CQ7	DQ2
2A	10	VREFB2A0	IO					LVDS2A_19n	No	AA11	DQ30	DQ15	DQ7	DQ2
2A	9	VREFB2A0	IO					LVDS2A_19p	No	AB11	DQ30	DQ15	DQ7	DQ2
2A	8	VREFB2A0	IO					LVDS2A_20n	Yes	AA14	DQS30	DQ15	DQ7	DQ2
2A	7	VREFB2A0	IO					LVDS2A_20p	Yes	AB14	DQS30	DQ15	DQ7	DQ2
2A	6	VREFB2A0	IO					LVDS2A_21n	No	AB15	DQ30	DQ15	DQ7	DQ2
2A	5	VREFB2A0	IO					LVDS2A_21p	No	AC15	DQ30	DQ15	DQ7	DQ2
2A	4	VREFB2A0	IO					LVDS2A_22n	Yes	AB13	DQS31	DQS15CQ15	DQ7	DQ2
2A	3	VREFB2A0	IO					LVDS2A_22p	Yes	AC13	DQS31	DQS15CQ15	DQ7	DQ2
2A	2	VREFB2A0	IO					LVDS2A_23n	No	AA13	DQ31	DQ15	DQ7	DQ2
2A	1	VREFB2A0	IO					LVDS2A_23p	No	AA12	DQ31	DQ15	DQ7	DQ2
2A	0	VREFB2A0	IO					LVDS2A_24n	Yes	AC11	DQ31	DQ15	DQ7	DQ2
2A	47	VREFB2A0	IO		DEV_CLRn			LVDS2A_24p	Yes	AC12	DQ31	DQ15	DQ7	DQ2
2A	46	VREFB2A0	IO					LVDS2A_25n	No	P4	DQ48	DQ24	DQ12	DQ6
2A	45	VREFB2A0	IO					LVDS2A_25p	No	P3	DQ48	DQ24	DQ12	DQ6
2A	44	VREFB2A0	IO					LVDS2A_26n	Yes	T9	DQS48	DQ24	DQ12	DQ6
2A	43	VREFB2A0	IO					LVDS2A_26p	Yes	T8	DQS48	DQ24	DQ12	DQ6
2A	42	VREFB2A0	IO					LVDS2A_27n	No	T7	DQ48	DQ24	DQ12	DQ6
2A	41	VREFB2A0	IO					LVDS2A_27p	Yes	T6	DQ48	DQ24	DQ12	DQ6
2A	40	VREFB2A0	IO					LVDS2A_28n	Yes	R5	DQS49	DQS24CQ24	DQ12	DQ6
2A	39	VREFB2A0	IO			</								

Bank Number	Index within IO Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F29	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			GND							J16				
			GND							J21				
			GND							J24				
			GND							J25				
			GND							J26				
			GND							J6				
			GND							K13				
			GND							K14				
			GND							K27				
			GND							K28				
			GND							K3				
			GND							L10				
			GND							L16				
			GND							L20				
			GND							L21				
			GND							L22				
			GND							L23				
			GND							L24				
			GND							L25				
			GND							L26				
			GND							M12				
			GND							M17				
			GND							M2				
			GND							M21				
			GND							M27				
			GND							M28				
			GND							N14				
			GND							N19				
			GND							N21				
			GND							N22				
			GND							N25				
			GND							N28				
			GND							N4				
			GND							N8				
			GND							P1				
			GND							P11				
			GND							P16				
			GND							P21				
			GND							P22				
			GND							P27				
			GND							P28				
			GND							R13				
			GND							R18				
			GND							R21				
			GND							R22				
			GND							R25				
			GND							R26				
			GND							R3				
			GND							R8				
			GND							T10				
			GND							T15				
			GND							T20				
			GND							T21				
			GND							T27				
			GND							T28				
			GND							U12				
			GND							U17				
			GND							U2				
			GND							U21				
			GND							U22				
			GND							U25				
			GND							U28				
			GND							V14				
			GND							V19				
			GND							V21				
			GND							V22				
			GND							V27				
			GND							V28				
			GND							V9				
			GND							W1				
			GND							W11				
			GND							W16				
			GND							W22				
			GND							W25				
			GND							W26				
			GND							Y13				
			GND							Y22				
			GND							Y23				
			GND							Y24				
			GND							Y27				
			GND							Y28				
			GND							Y3				
			GNDSENSE							T12				
			VCC							L11				
			VCC							L12				
			VCC							L16				
			VCC							L17				
			VCC							L18				
			VCC							L19				
			VCC							M10				
			VCC							M11				
			VCC							M15				
			VCC							M16				
			VCC							M19				
			VCC							M20				
			VCC							N10				
			VCC							N12				
			VCC							N13				
			VCC							N15				
			VCC							N16				
			VCC							N18				
			VCC							N20				
			VCC							P10				
			VCC							P12				
			VCC							P14				
			VCC							P17				
			VCC							P18				
			VCC							P19				
			VCC							P20				
			VCC							R10				
			VCC							R11				
			VCC							R14				
			VCC							R15				
			VCC							R16				
			VCC							R19				
			VCC							R20				
			VCC							T11				
			VCC							T14				
			VCC							T16				
			VCC							T17				
			VCC							T18				
			VCC							T19				
			VCC							U10				
			VCC							U14				
			VCC							U15				
			VCC							U18				
			VCC							U19				
			VCC							U20				
			VCC							V10				
			VCC							V11				
			VCC							V13				
			VCC							V15				
			VCC							V16				
			VCC							V17				
			VCC							V20				
			VCC							W12				
			VCC							W18				
			VCC							W19				
			VCCPT							M14				
			VCCPT							M18				
			VCCPT							V12				
			VCCPT							V18				
			DNU							AH23				
			DNU							AH24				
			DNU							Y11				
			DNU							Y12				
			DNU							Y10				
			WCCP2M							W14				
			WCCP3M							Y14				
			TEMPDDEE							H10				
			WCCBAT							H11				
			WCCPLL							W13				
			WCCPLL							P13				
			WCCD0A							P15				
			WCCD0A							AH15				
			WCCD0A							AB12				
			WCCD0A							AC14				
			WCCD0J							AH20				
			WCCD0J							AC19				
			WCCD0J							Y18				
			WCCD0K							B12				
			WCCD0K							SC14				
			WCCD0K							F15				

Bank Number	Index within IO Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F29	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			WCO0L							E18				
			WCO0L							H19				
			WCO0L							K18				
			WCO0A							A05				
			WCO0A							W6				
			WCO0A							Y8				
			WCO0B							TS				
			WCO0B							U7				
			WCO0B							V4				
			WCO0REF_HPS							J13				
			WCO0_HPS							H13				
2A		VREFB2AND	VREFB2AND							W15				
2J		VREFB2JND	VREFB2JND							W17				
2K		VREFB2KND	VREFB2KND							E9				
2L		VREFB2LND	VREFB2LND							K16				
3A		VREFB3AND	VREFB3AND							W9				
3B		VREFB3BND	VREFB3BND							U9				
			VREFN_ADC							J10				
			VREFP_ADC							K10				
			NC							J9				
			NC							K9				
			NC							G9				
			NC							F9				
			NC							L6				
			NC							L9				
			NC							J8				
			NC							H8				
			NC							F7				
			NC							F6				
			NC							F8				
			NC							G8				
			NC							D7				
			NC							C7				
			NC							A7				
			NC							A6				
			NC							E7				
			NC							E6				
			NC							G6				
			NC							C6				
			NC							B6				
			NC							B5				
			NC							E5				
			NC							F1				
			NC							D6				
			NC							E1				
			NC							M9				
			NC							C1				
			NC							R9				
			NC							B1				
			NC							K8				
			NC							H8				
			NC							H9				
			NC							J4				
			NC							G7				
			NC							G3				
			NC							P6				
			NC							E3				
			NC							M7				
			NC							F2				
			NC							L4				
			NC							E2				
			NC							D2				
			NC							C2				
			NC							D3				
			NC							D4				
			NC							A2				
			NC							A3				
			NC							F4				
			NC							E4				
			NC							A4				
			NC							B4				
			NC							B3				
			NC							C3				
			NC							G5				
			NC							G6				
			NC							N5				
			NC							P5				
			NC							M5				
			NC							M6				
			NC							K5				
			NC							J5				
			NC							R6				
			NC							R7				
			NC							N6				
			NC							P7				
			NC							P9				
			NC							P8				
			NC							L7				
			NC							M8				
			NC							K7				
			NC							J7				
			NC							G4				
			NC							H5				
			NC							L6				
			NC							K6				
			NC							N7				
			NC							N8				
			NC							H6				
			NC							J7				
			NC							M22				
			NC							T22				
			NC							V23				
			NC							V24				
			NC							P23				
			NC							P24				
			NC							T23				
			NC							T24				
			NC							M23				
			NC							M24				
			NC							AH25				
			NC							C28				
			NC							R12				
			NC							R17				
			NC							T13				
			NC							K14				
			NC							L13				
			NC							L14				
			NC							M13				
			NC							N11				
			NC							N17				
			NC							U11				
			NC							U13				
			NC							U16				
			NC							J14				
			NC							E11				
			NC							G11				
			NC							E10				
			NC							F11				

Notes:
 (1) For more information about pin definition and pin connection guidelines, refer to the [Arria 10 GT, GX, and SX Device Family Pin Connection Guidelines](#).
 (2) For more information about the external memory interface schemes of the pins with indices, refer to the [Arria 10EMF.xls](#).
 (3) For more information about the Hard Processor System functions of the corresponding pins, refer to the [Arria 10HPS.xls](#).

Date	Version	Changes Made
August 2015	2015.08.19	Initial release.
December 2015	2015.12.30	Removed the CM_PLL_CLK pins.
December 2016	2016.12.09	Updated Pin List U19, Pin List F27, and Pin List F29.
March 2017	2017.03.24	Rebranded as Intel.