Lo sentimos, este PDF solo está disponible en formato para descarga

Challenges and Innovations in Nano‐CMOS Transistor Scaling

Presentation: Challenges and Innovations in Nano‐CMOS Transistor Scaling

Intel’s Tahir Ghani reviews traditional scaling, modern innovations, and future challenges and options for Nano‐CMOS Transistor Scaling

Outline
Traditional Scaling
• Traditional Scaling Limiters
• Intel’s Response

Post Traditional-Scaling Innovations
• Mobility Booter: Uniaxial Strain
• Poly Depletion Elimination: Metal Gate
• Gate Leakage Reduction: HiK

Future Challenges and Options
•Power Limitation
•Potential New Transistor Structures and Materials

Read the full Challenges and Innovations in Nano‐CMOS Transistor Scaling Presentation.

Presentation: Challenges and Innovations in Nano‐CMOS Transistor Scaling

Intel’s Tahir Ghani reviews traditional scaling, modern innovations, and future challenges and options for Nano‐CMOS Transistor Scaling

Outline
Traditional Scaling
• Traditional Scaling Limiters
• Intel’s Response

Post Traditional-Scaling Innovations
• Mobility Booter: Uniaxial Strain
• Poly Depletion Elimination: Metal Gate
• Gate Leakage Reduction: HiK

Future Challenges and Options
•Power Limitation
•Potential New Transistor Structures and Materials

Read the full Challenges and Innovations in Nano‐CMOS Transistor Scaling Presentation.

Vídeos relacionados