La versión del navegador que está utilizando no es aconsejable para este sitio.Considere actualizar a la última versión de su navegador haciendo clic en uno de los enlaces siguientes.
Lo sentimos, este PDF solo está disponible en formato para descarga
Intel® Xeon® Processor E3-1200 Family Specification UpdateThis document is an update to the specifications contained in the Affected Documents table. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools. Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents. This document may also contain information that was not previously published.BO1. An enabled debug breakpoint or single step trap may be taken after MOV SS/POP SS instruction if it is followed by an instruction that signals a floating point exceptionProblem: A MOV SS/POP SS instruction should inhibit all interrupts including debug breakpoints until after execution of the following instruction. This is intended to allow the sequential execution of MOV SS/POP SS and MOV [r/e]SP, [r/e]BP instructions without having an invalid stack during interrupt handling. However, an enabled debug breakpoint or single step trap may be taken after MOV SS/POP SS if this instruction is followed by an instruction that signals a floating point exception rather than a MOV [r/e]SP, [r/e]BP instruction. This results in a debug exception being signaled on an unexpected instruction boundary since the MOV SS/POP SS and the following instruction should be executed atomicallyImplication: This can result in incorrect signaling of a debug exception and possibly a mismatched Stack Segment and Stack Pointer. If MOV SS/POP SS is not followed by a MOV [r/e]SP, [r/e]BP, there may be a mismatched Stack Segment and Stack Pointer on any exception. Intel has not observed this erratum with any commercially available software or system.Workaround: As recommended in the IA32 Intel® Architecture Software Developer's Manual, the use of MOV SS/POP SS in conjunction with MOV [r/e]SP, [r/e]BP will avoid the failure since the MOV [r/e]SP, [r/e]BP will not generate a floating point exception. Developers of debug tools should be aware of the potential incorrect debug event signaling created by this erratum.Read the full Intel® Xeon® Processor E3-1200 Family Specification Update.
Plum Tree Mortgage se actualiza a Intel® Xeon® Recomendación
See how Intel® Xeon® processor-based servers detect and correct single-bit memory errors.
Intel® Xeon® processors and Intel® SSDs boost performance, enhancing AutoCAD* 2013’s new workflow.
Intel® Integrated I/O merges the I/O controller onto the processor for reduced latency.
Video: Intel® 6Gb/s RAID controllers features, benefits, and technical specs outlined.